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Ab s t rac t  
This  paper desc r ibes  a v i r t u a l  memory management system based 
upon t h e  working set model t.hat is s u i t a b l e  f o r  microprogramming. A s  i n -  
t r o i u c t i o n ,  s e v e r a l  c u r r e n t  systems employing v i r t u a l  memory are b r i e f l y  
descr ibed,  and t h e  working set s t r a t e g y ,  t h e  t a s k  scheduling/memory manage- 
ment a lgo r i thm,  and t h e  concept of a paging drum are introduced.  The paper 
then p r e s e n t s ,  in' d e t a i l ,  t h e  hardware and so f tware  coxportents of a v i r t u a l  
meniory management system. The hardware components which are desc r ibed  i n  
CDI, i nc lude  t h e  rrain memory, t h e  t r a n s l a t i o n  menory, t h e  page t a b l e  memory, 
and t h e  paging drum channel.  The so f tware  components are  desc r ibed  i n  
ALGOL and i n t e r f a c e a  wi th  t h e  hardware by de f in ing  r e g i s t e r s  a8 g l o b a l  var-  
i a b l e s  and r e f e r r i n g  t o  hardware sequences through procedure c a l l s .  The 
so f tware  d e s c r i p t i o n  inc ludes  complete d e s c r i p t i o n  of t h e  addres s ing  mechan- 
i s m ,  memory management, and t a s k  schedul ing.  Memory management i s  enhanced 
by t h e  use of a page-table memory t h a t  p o s t s  t h e  c u r r e n t  s t a t u s  of each 
p h y s i c a l  page e 
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1. INTRODUCTION 
Storage a l l o c a t i o n  h a s  been a major problem s i n c e  t h e  devel.c?pment of 
the f i r E t  coniputers. E f f i c i e n t  use of p rocesso r s  r e q u i r e s  f a s t  access t o  
t h e  d a t a  be ing  processed. Program l o g i c  f o r  t h e  more complex programs t o g e t h e r  
w i th  t h e  program d a t a  r e q u i r e  l a r g e  memory s t o r a g e .  However, as memories 
g e t  l a r g e r  (and more expensive) they become slower.  Ea r ly  s o l u t i o n s  t o  t h e  
problem were f o r  t h e  programmer t o  perform e l a b o r a t e  ove r l ays  of both program 
an2 d a t a  ia o r d e r  t o  f i t  i n t o  a r e l a t i v e l y  s m a l l ,  f a s t  memory. 
I n  t h e  e a r l y  1960's ,  a more s a t i s f a c t o r y  s o l u t i o n  t o  t h e  problem of 
This s o l u t i o n ,  now known as v i r t u a l  memory, s t o r a g e  a l l o c a t i o n  w a s  proposed. 
g ives  t h e  programmer t h e  i l l u s i o n  of a very l a r g e  memory al though t h e  computer 
may a c t u a l l y  have a r e l a t i v e l y  s m a l l  memory. This is  achieved by drawing 
the d i s t i n c t i o n  between t h e  addres s  (o r  name) of a q u a n t i t y  ( e . g . ,  r e g i s t e r )  
and t h e  a c t u a l  l o c a t i o n .  The programmer programs as i f  h i s  memory space ( v i r -  -
t u a l  name space)  i s  extremely l a r g e .  The computer system provides  a mechanism 
f o r  execu t ing  t h i s  program. 
One mechanism, paging,  is  based upon t h e  i d e a  t h a t  a l though a program 
may be very l a r g e  i n  t o t a l  s i z e ,  only a p o r t i o n  of i t  i s  be ing  processed a t  
any one t i m e .  Paging d i v i d e s  t h e  program i n t o  equa l  s i z e d  b l o c k s ,  c a l l e d  pages,  
and provides  a t r a n s l a t i o n  mechanism f o r  a s s o c i a t i n g  a v i r t u a l  memory page with 
an  equa l  s i z e d  b lock  of memory (Figure 1-1). During i n s t r u c t i o n  execu t ion ,  each 
v i r t u a l  addres s  is t r a n s l a t e d  t o  a p h y s i c a l  address  be fo re  t h e  a c t u a l  memory 
access  is  made. This  t r a n s l a t i o n  c o n s i s t s  of access ing  a s p e c i a l  t a b l e  with 
the  v i r t u a l  page addres s  and o b t a i n i n g  t h e  a c t u a l  page addres s  i n  memory from 
t h e  addressed t a b l e  l o c a t i o n .  / 
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Figure  1-1 A paging scheme 
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v i r t u a l  memory t o  t h e  main memory as i t  i s  needed (placement) ,  t o  remove those 
pages t h a t  are no longer  needed out of memory (replacement) ,  and t o  perform 
the  address  t r a n s l a t i o n .  This  func t ion  of t h e  computer i s  c a l l e d  memory 
management a 
Besides t h e  a d d i t i o n a l  memory space afforded t h e  programmer, t h i s  
concept of a v i r t u a l  memory is i d e a l  f o r  a multi-programming computer system, 
where s e v e r a l  users ( c a l l e d  t a s k s )  s h a r e  t h e  systems f a c i l i t i e s  ( e . g . ,  p r o c e s s o r s ,  
memory, mass s t o r a g e ,  e t c . )  concurrent ly .  A program t h a t  i s  paged must h a l t  
processing each t i m e  i t  r e f e r e n c e s  a v i r t u a l  page t h a t  does n o t  c u r r e n t l y  r e s i d e  
i n  main memory and w a i t  f o r  i t  t o  b e  e n t e r e d .  In a multi-progrannned environ- 
ment, another  t a s k  can b e  given c o n t r o l  of t h e  p rocesso r  i n  t h e  in t e r im .  
This paper p r e s e n t s  a v i r t u a l  memory management system f o r  micro- 
The v i r t u a l  memory system is based upon t h e  working set model programming. 
r epor t ed  by Denning [12] a The system i s  de f ined  t o  exis t  i n  a multi-programmed 
environment t h e  schedul ing implementation of which is descr ibed i n  d e t a i l .  
Sect ion 2 i n t roduces  t h e  t o p i c  of dynamic s t o r a g e  a l l o c a t i o n ,  t h e  working se t  
model, t h e  memory management sys  t e m ,  and t h e  multi-programmed environment. 
Sec t ion  3 p r e s e n t s  the hardware subsystems upon which t h e  implementation i s  
based. These are descr ibed i n  t h e  Computer Design Language [ 5 , 6 ] .  Sect ion 4 
p r e s e n t s  t h e  schedul ing system, desc r ibed  i n  ALGOL. 
This paper IS regarded as t h e  f i r s t  s t e p  i n  a microprogrammed imple- 
mentation of t h e  v i r t u a l  memory management system descr ibed h e r e i n  (under the  
methodology desc r ibed  i n  [ 71 ) 
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2 .  A VIRTUAL MEMORY PAGING MACHINE 
The v i r t u a l  memory paging machine presented  h e r e  i s  p r i m a r i l y  based 
upon a number of  a r t i c l e s  w r i t t e n  by P e t e r  J, Denning [12 ,  13,  141 i n  which 
h e  p re sen t s  some d e t a i l e d  a n a l y s i s  i n t o  t h e  problems o f  paging and segmenting 
systems and sugges t s  a s o l u t i o n ,  t he  working set s t r a t e g y .  This s e c t i o n  f i r s t  
in t roduces  v i r t u a l  memory systems i n  g e n e r a l  and t h e  working set  model i n  
p a r t i c u l a r ,  and then  p r e s e n t s  an i m p l e m n t a t i o n  of  the working set s t r a t e g y .  
2 a 1 Dynamic S torage  Al loca t ion  Sys t e m s  
The system desc r ibed  i n  t h i s  paper  w a s  developed a f t e r  s tudy ing  
s e v e r a l  of  t h e  e x i s t e n t  paging and/or  
number of  t h e s e  systems appears  i n  Randel l  and, Kuehner's paper  [ 2 7 ] .  
of  t h e  sal ient  f e a t u r e s  are d iscussed  below. The systems d iscussed  are t h e  
MULTICS GE 645 System, t h e  IBM 360/67 system, and the  RCA Spec t r a  70 Systems 
(70/46 and 70/61).  
segmenting systems. A b r i e f  survey  of  a 
Several 
The MULTICS System [ll] employs a segmented address ing  scheme wi th  dy- 
namic a l l o c a t i o n  implemented by  paging. Addressing c o n s i s t s  of t h e  d e s c r i p t o r  
b a s e  r e g i s t e r  (DBR) , t h e  gene ra l i zed  addres s ,  and two types of segments i n  
memory -- t h e  d e s c r i p t o r  segment and t h e  informat ion  segment. The gene ra l i zed  
address  c o n s i s t s  of a segment number/word number p a i r .  A s  shown i n  F igu re  2-1, 
t h e  DBR p o i n t s  t o  t h e  c u r r e n t  d e s c r i p t o r  segment, t h e  segment number is  used 
t o  access t h e  address  of t h e  informat ion  segment, and t h e  word number i s  used 
t o  l o c a t e  t h e  des i r ed  word. A l l  segments are d iv ided  i n t o  pages and when any 
segment i s  addressed ,  t h e  hardware t r a n s l a t i o n  t o  the a c t u a l  page i s  performed 
t r anspa ren t  t o  t h e  use r .  Paging i s  implemented by means of  page t a b l e s  i n  
main memory which provide  f o r  t r app ing  i n  case a page is  n o t  p r e s e n t  i n  main 
5 
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F igu re  2-1 MTJLTICS addres s ing  (paging n o t  shown) 
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memory. I n  o r d e r  t h a t  r e f e r e n c e s  t o  page t a b l e s  o r  d e s c r i p t o r  segments may be 
by-passed, a s m a l l  a s s o c i a t i v e  memory i s  used. The process  of addres s ing  con- 
sists of accessing the  d e s c r i p t o r  segment and t h e  a s s o c i a t i v e  memory i n  p a r a l l e l  
f o r  t h e  address  of t h e  information segment word. I f  a l l  segments are indeed 
paged, and t h e  a s s o c i a t i v e  memory does n o t  con ta in  t h e  page addres s ,  t hen  
t h e  DBR p o i n t s  t o  a page t a b l e  f o r  t h e  d e s c r i p t o r  segment and each l o c a t i o n  
i n  t h e  d e s c r i p t o r  segment p o i n t s  t o  a page t a b l e  f o r  a p a r t i c u l a r  information 
segment. However, a s p e c i a l  r e g i s t e r  con ta ins  t h e  address  of t h e  cu r ren t  seg- 
ment and only on inter-segment t r a n s f e r s  must f o u r  main memory accesses  b e  made. 
Furthermore,  i n  a l a r g e  percentage of t h e  cases ,  t he  address  w i l l  e x i s t  i n  
t h e  a s s o c i a t i v e  memory, r e q u i r i n g  only an a s s o c i a t i v e  memory access  and a main 
memory access .  
The I B M  System 360-67 [18,20] employs a l i n e a r l y  segmented name space ,  
and t h e  addressing mapping mechanism i s  as shown i n  Figure 2-2. V i r t u a l  
memory c o n s i s t s  of 16 segments of 256 pages each. Each page  c o n s i s t s  of 4096 
8-bi t  b y t e s .  Each 24-bit address  c o n s i s t s  of a segment ( s )  , page (p)  and 
word ( W  p a r t .  To speed memory access  an 8-word a s s o c i a t i v e  memory is  used 
t h a t ,  according t o  t h e  manual [ 20 ]  "contains  t h e  most r e c e n t  and/or  most 
f r equen t ly  used page addresses ."  ( I f  t h i s  s t a t emen t  means t h a t  t h e  l eas t  
f r e q u e n t l y  r e fe renced  o r  least  r e c e n t l y  used address  i s  always o v e r l a i d ,  i t  
can b e  shown t o  b e  f a l s e . )  Addressing occurs s e q u e n t i a l l y ,  (a) t he  a s s o c i a t i v e  
memory i s  searched i n  p a r a l l e l  f o r  t h e  d e s i r e d  page, (b)  i f  no t  found t h e  seg- 
ment t a b l e  i s  accessed f o r  the d e s i r e d  page t a b l e ,  and (c) t he  abso lu te  addres s  
i s  l o c a t e d  i n  t h e  page t a b l e .  It should b e  noted t h a t  t h i s  d i f f e r s  from the  
MULTICS system, i n  which s t e p s  (a )  and (b) occur  i n  p a r a l l e l .  Kowever, as t h e  
a s s o c i a t i v e  sea rch  is accomplished i n  e 15 micro-seconds compared t o  -1 micro- 
second f o r  main memory a c c e s s ,  t h i s  may b e  considered t o  be o f  l i t t l e  importance, 
7 
segment t a b l e  
-7- 1-1 
1. P I/{- . _ _  
v i r t u a l  
address  
\ 
page t a b  l e  
-Ar- --.. 
phys ica l  
addres s  





Figure  2-2 IBM 360/67 address ing  
Again, i f  t h e  a s s o c i a t i v e  memory con ta ins  the  addres s ,  t h e n  only one main 
memory access  m u s t  b e  made. 
The RCA Spec t r a  70 System h a s  two systems t h a t  employ paging,  t h e  
70/46 and 70/61. The S p e c t r a  70/61 i s  an "enhanced" ve r s ion  of t h e  70/46. 
The addressing mechanism i s  e s s e n t i a l l y  t h e  same, and t h e r e f o r e  r e fe rences  t o  
both w i l l  b e  used [24,30,33] .  
2-3) 
of v i r t a u l  memory are a v a i l a b l e .  Each u s e r  is allowed 256 pages of v i r t a u l  
memory, pages 0 through 255. The system occupies pages 256 through 511 of 
a l l  u s e r s '  v i r t u a l  memory. 
Although i t  employs a 24-bit address  (Figure 
only 2 m i l l i o n  b y t e s  ( 8  segments x 64 pages/segment x 4096 bytes/page)  
The addressing is  performed through a 512 e n t r y  
t r a n s l a t i o n  memory which has an 85 nanosecond access  t i m e .  A s  a u s e r  t a s k  
t akes  c o n t r o l  of t h e  p rocesso r ,  h i s  copy of the lower 256 t r a n s l a t i o n  memory 
l o c a t i o n s  i s  loaded from main memory. A t  t h a t  p o i n t ,  a l l  addressing occurs 
a t  a speed of -'1 microsecond (85 nanoseconds f o r  t h e  t r a n s l a t i o n  memory p lus  
765 nanoseconds f o r  t h e  main memory [30 ] ) .  When a t a s k  is  removed from pro- 
c e s s i n g ,  t hose  t r a n s l a t i o n  memory l o c a t i o n s  t h a t  have been a l t e r e d  are s t o r e d  
t o  main memory. The read-only memory con ta ins  t h e  s p e c i a l  sub rou t ines  t h a t  
perform t h e  func t ions  of ( a )  load t r a n s l a t i o n  memory (b) scan t r a n s l a t i o n  memory 
and s t o r e ,  and (c )  s t o r e  t r a n s l a t i o n  memory. It should b e  noted t h a t  (a )  
only t h e  l a r g e s t  t a s k s  would r e q u i r e  a l l  256 t r a n s l a t i o n  memory l o c a t i o n s  be 
loaded,  and (b)  t he  upper 256 t r a n s l a t i o n  memory l o c a t i o n s  are loaded only a t  
system load  t i m e .  The system p o r t i o n  of t h e  v i r t u a l  memory contains  t h e  copies  
o f  t h e  t r a n s l a t i o n  memory, and a l l  shared ( r e -en t r an t )  code i n  a d d i t i o n  t o  
usua l  system f u n c t i o n s ,  Therefore ,  while  s a c r i f i c i n g  some t i m e  t o  t h e  load- 
ing  and unloading of t r a n s l a t i o n  memory, a l l  addressing involves  only one 
main memory access. 
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F igu re  2-3 RCA Spec t r a  70/46 (70/61) addressing 
Each t r a n s l a t i o n  memory l o c a t i o n  con ta ins  b i t s  t h a t  i n d i c a t e  whether 
t h e  page i s  i n  memory, whether i t  has  been r e fe renced ,  whether i t  h a s  been 
changed ( w r i t t e n  i n t o )  s i n c e  las t  be ing  loaded,  whether i t  i s  read-only,  o r  
whether i t  is  locked-in core .  The addres s ing  ope ra t ion  proceeds i n  s e v e r a l  
s t e p s  : 
(a)  using t h e  s-p p o r t i o n  of t h e  l o g i c a l  addres s ,  access  t h e  t r a n s l a t i o n  
memory; 
(b) check t o  see i f  t h e  page i s  i n  co re ;  
(c)  i f  s o ,  t hen  set t h e  r e f e r e n c e  b i t  and, if t h i s  i s  a s t o r e  o p e r a t i o n ,  
check t o  see i f  t h e  w r i t e  p r o t e c t  b i t  is  - o f f ,  and set the  b i t  
i n d i c a t i n g  t h e  page has  been a l t e r e d ;  i f  n o t ,  i s s u e  a page i n -  
t e r r u p t ,  r e q u e s t  t h e  page b e  brought  i n t o  main memory, unload 
the  t r a n s l a t i o n  memory, and begin p rocess ing  t h e  n e x t  t a s k ;  
(d) i f  p a r t  (c )  is  s u c c e s s f u l ,  form the a c t u a l  address  by concatenat ing 
t h e  phys ica l  page address  with t h e  w-portion of t h e  l o g i c a l  addres s .  
2.2 Placement and Replacement S t r a t e g i e s  - The Working S e t  
Paging systems can be c h a r a c t e r i z e d  by t h e  methods with which they  
make dec i s ions  t o  inpu t  o r  output  pages from main memory. 
r e f e r s  t o  the  method t h a t  only loads a page when i t  is referenced.  Look-ahead 
paging at tempts  t o  p r e d i c t  which pages w i l l  b e  r e fe renced  i n  t h e  n e a r  f u t u r e  
and t o  load them b e f o r e  they are referenced.  Although t h e  l a t t e r  method seems 
a t t r a c t i v e ,  s imp le  a lgo r i thms  t h a t  perform w e l l  f o r  a g e n e r a l  set of processes  
have y e t  t o  b e  found [ 2 7 ] .  The p o s s i b i l i t y  of loading pages t h a t  may never  b e  
referenced c o n t r a d i c t s  one of t h e  c e n t r a l  premises of t h e  paging system, t o  
l o a d  only t h e  set  o f  pages t h a t  are t o  b e  used. For t h i s  reason,  &d t h a t  of 
s i m p l i c i t y ,  t he  system descr ibed h e r e i n  w i l l  employ demand paging f o r  page e n t r y .  
Demand Paging 
Experience shows t h a t  most of t h e  problems i n  paging s y s t e m  l i e  i n  
th.e repI.acement s t r a t e g y .  I f  t h e r e  are k t a s k s  a c t i v e ,  w i th  n 1 P  n2""nk 
pages i n  memory, and t a s k  j makes a r e fe rence  t o  a page not i n  c o r e ,  m e  of 
two a c t i o n s  occur .  I f  C n .  < N ,  where N f t o t a l  pages i n  rriemory, then space 
e x i s t s  and t h e  page i s  loaded. However, i f  C n = N ,  then a dec i s ion  must 






page th.at is least l i k e l y  t o  b e  used nex t .  The s t r a t e g i e s  f o r  determining 
t h e  i d e n t i t y  of t h i s  page are many. 
These s t r a t e g i e s  can b e  divided i n t o  those t h a t  would consider  a l l  
N pages l i k e l y  candidates  f o r  removal ( t h e  g l o b a l  s t r a t e g i e s )  and those  t h a t  
consider  on ly  t h e  n .  pages of t a s k  j ( t h e  l o c z l  s t r a t e g i e s ) .  When demand 
paging i s  used, t h e  t a s k  r e q u e s t i n g  a page will be suspended from p rocess ing ,  
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u n t i l  t h e  r e q u e s t  is  f u l f i l l e d ,  r e q u i r i n g  t h a t  o t h e r  ta.sks b e  processed i n  
t h e  in t e r im .  I f  a g l o b a l  s t r a t e g y  is used, i t  is  p o s s i b l e  t h a t  t h e  page 
removed may b e  requested by a subsequent t a s k .  The ex tens ion  of t h i s  probl-em 
i s  c a l l e d  t h r a s h i n g  [ 1 3 ] ,  a condi t ion i n  which t h e  system is  reduced t o  
swapping pages t o  and from main memory, and u s e f u l  computation i s  reduced t c  
zero.  Both t h e  g loba l  and l o c a l  s t r a t e g i e s  employ similar metl-~cds f o r  rhccs-  
i n g  t h e  page t h a t  is t o  b e  removed: least r e c e n t l y  used, least f r e q u e n t l y  
used, e tc .  For  f u r t h e r  d e t a i l s  on replacement s t r a t e g i e s  and the  r e s u l t i n g  
problems, t he  r eade r  is r e f e r r e d  t o  [2 ,13 ,23 ,24 ,27 ,28 ,29 ,311 .  
The s o l u t i o n  chosen h e r e ,  Denning's working set s t r a t e g y  [ 12,131 , can 
b e s t  b e  understood as an at tempt  t o  provide t h e  i d e a l  condi t ion:  always enough 
room f o r  t h e  set of pages with which a t a s k  is working. I f  t h e  pages r e f e r -  
enced by a t a s k  are monitored, t hen  t h e  c u r r e n t  working set of a t a s k  is de f ined  
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as those  pages r e fe renced  i n  t h e  last  T t i m e  u n i t s ,  where T is  a f i x e d  amount 
of t i m e  f o r  a l l  t a s k s ,  c a l l e d  t h e  working set parameter. If an a c t i v e  t a s k  
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i s  def ined as a t a s k  competing f o r  t h e  c e n t r a l  processor  (CPU),  and t h e  ca rd ina l -  
i t y  of t he  working set is w then t h e  working set  s t r a t e g y  is t o  a l low only 
w 2 ,  e 9 ~ k  s a t i s f y  t h e  those K t a s k s  t o  become a c t i v e  whose working sets w 
prope r ty  W = C w. < N ,  where N i s  t h e  t o t a l  number of pages a v a i l a b l e .  I n  
o rde r  to  make t h i s  s t r a t e g y  workable, several quest ions m u s t  b e  answered: 
i3 
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(a )  How i s  t h e  working set measured? 
(b) What va lue  is  chosen f o r  t h e  t a s k  t h a t  has  no h i s t o r y  ( i . e . ,  
has  n o t  been processed f o r  T t ime-units)? 
( c )  A s  t h e  working se t  s i z e  appears  t o  be dynamic, how are t a s k s  
made a c t i v e  when t h e i r  working s e t  w s a t i s f i e s  the p rope r ty  
W + w .  < N, and, conversely,  which t a s k  i s  removed when W>N? 
j 
J -  
The system descr ibed i n  t h i s  paper p r e s e n t s  a workable implementation of t h e  
working set s t r a t e g y  and t h e r e f o r e  provides  s o l u t i o n s  t o  these  ques t ions .  A 
s i m i l a r  implementation w a s  made by RCA i n  t h e  Spec t r a  70 series and i s  descr ibed 
by Oppenheimer and Weizer [33 ] .  A s  a f i n a l  v o t e ,  i t  should b e  po in ted  out t h a t  
t h i s  s t r a t e g y  a s s u r e s  t h a t  t h ra sh ing  w i l l  never  occur between t a s k s ,  as t h e r e  
w i l l  always b e  s u f f i c i e n t  pages f o r  each a c t i v e  p r o c e s s ' s  working set (note  
t h a t  a s i n g l e  a c t i v e  t a s k  could grow t o  inc lude  a l l  o f  a v a i l a b l e  core i n  an 
a c t i v e  per iod and then t h r a s h  wi th  itself--however t h i s  i s  u n l i k e l y ) .  
2 - 3  A Memory Management System 
Describing a memory management system i n  any d e t a i l  r e q u i r e s  t h a t  
more b e  known of t h e  h o s t  ope ra t ing  system than merely t h e  addres s ing  mechan- 
i s m ,  For example, t o  d i s c u s s  demand paging r e q u i r e s  some idea  of what happens 
(besides  t h e  passage of t ime) while  the page is being loaded i n t o  memory; t o  
s p e c i f y  t h a t  s e v e r a l  t a s k s  are competing f o r  processor  t i m e ,  i s s u i n g  page re- 
ques t s  and, a t  t h e  same time, r e l e a s i n g  pages,  raises the quest ion of I / O  
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schedul ing.  Therefore ,  the memory management system p resen ted  h e r e  w i l l  b e  
considered t o  be a p a r t  of a multi-programmed o p e r a t i n g  system. The t a s k  
schedul ing,  memory management and m a s s  s t o r a g e  subsystems w i l l  b e  p re sen ted  
i n  d e t a i l .  
The schedul ing implementation f o r  t h i s  computer is shown i n  F ig .  2-4 
[12] .  A series of t a s k s  are ordered on a ready l i s t ,  i n d i c a t i n g  they are t o  
b e  processed.  A s  main memory space becomes a v a i l a b l e ,  t h e  t a s k  wi th  the  high- 
es t  p r i o r i t y  ( t a s k  i )  i s  a s s igned  a t i m e  quantum, qi, and e n t e r e d  i n t o  t h e  
running l i s t  (a c i r c u l a r  l i s t ) .  Each t a s k  on t h e  running l i s t  i s  processed 
f o r  a b u r s t  of t i m e  
t h e  t a s k  is r e t u r n e d  t o  t h e  end of t h e  running queue, unless:  
(Bzq.). A t  t h e  end of t h e  B seconds o f  process  t i m e  1 
(1) t h e  t a s k ' s  running t i m e  exceeds t h e  assigned quantum t i m e  ( t . > q . ) ,  
i n  which case t h e  t a s k  i s  placed back on the  ready l i s t  and t 
is  set t o  ze ro ;  
1- 1 
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(2) t h e  t a s k  is  blocked,  wa i t ing  f o r  completion of ano the r  t a s k  (e.g. 
1/0 a c t i v i t y ) ,  i n  which case i t  is  placed upon a blocked l i s t  
(and then r e t u r n e d  t o  t h e  ready l i s t  when i t  i s  unblocked);  
(3) t h e  t a s k  i s  completed, i n  which case t h e  s u p e r v i s o r  i s  n o t i f i e d ;  
( 4 )  a page f a u l t  occu r s ,  i n  which case the t a s k  i n c u r s  a w a i t  p e r i o d  
wh i l e  t he  page i s  en te red  i n t o  memory, and then is placed back 
onto t h e  running l i s t .  
The v i r t u a l  memory desc r ibed  h e r e  is similar t o  t h e  memory system em- 
ployed by the RCA Spec t r a  70-46 and 70/61. 
words each i n  i t s  v i r t u a l  memory space.  However, only t h e  f i r s t  N pages are 
a v a i l a b l e  f o r  t h e  user programs as t h e  l a s t  N pages always contain t h e  system 
(e .g . ,  p rocesso r s9  t a b l e s ,  r e - en t r an t  programs). When a t a s k  takes  c o n t r o l  of 
Each t a s k  has  2N pages o f  M 
/ 
1 4  
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F igure  2-4 A schedul ing implementation 
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t h e  c e n t r a l  processor  (CPU) i ts  v i r t u a l  memory map i s  loaded i n t o  a s p e c i a l  
t r a n s l a t i o n  memory. When a t a s k  l o s e s  c o n t r o l  of t h e  p rocesso r ,  those e n t r i e s  
of t h e  t r a n s l a t i o n  memory t h a t  were a l t e r e d  are w r i t t e n  t o  t h e  t a s k ' s  b u f f e r  
area. A l l  addressing t h a t  t h e  t a s k  performs occurs  through t h e  t r a n s l a t i o n  
memory. I f  t h e  page e x i s t s  i n  memory, t h e  address  t r a n s l a t i o n  occur s ,  else 
a page f a u l t  occurs  (case 4 above).  
Page are swapped i n  and out  of core according t o  t h e  working set 
s t r a t e g y .  Pages are loaded t o  memory upon demand and a t t a c h e d  t o  the  request-  
i n g  t a s k .  A t  t h i s  p o i n t  they are active. Associated wi th  each a c t i v e  page 
i n  memory i s  a count of t h e  amount of t h e  t a s k ' s  processing t i m e  t h a t  has  
e lapsed s i n c e  i t  w a s  referenced.  Every t i m e  a page is re fe renced  t h e  count 
i s  reduced t o  0 .  I f  a page is  n o t  referenced over t he  p e r i o d  of t h e  b u r s t  B ,  
t h e  count i s  inc reased .  When t h i s  va lues  becomes >T then t h e  page is  d i s -  
a s s o c i a t e d  from t h e  t a s k  and becomes a v a i l a b l e .  Avai lable  pages are of t h r e e  
types:  
( a )  a l t e r e d ,  r e q u i r i n g  t h a t  the page be swapped out  b e f o r e  be ing  re- 
used, 
(b) -queued f o r  swap-out, because of ( a ) ,  and 
( c )  immediately a v a i l a b l e .  
Categories  (a )  and (b)  may b e  one and t h e  same i n  some implementations.  The 
reason f o r  t h e  d i s t i n c t i o n  i n  t h i s  case w i l l  b e  explained later.  
Every t a s k ' s  v i r t u a l  memory exists i n  t o t a l  on a m a s s  s t o r a g e  dev ice  
c a l l e d  t h e  paging drum. 
The paging drum concept i s  desc r ibed  i n  more d e t a i l  i n  t he  s e c t i o n  2 . 4 .  
Only i t s  working set e x i s t s  w i t h i n  t h e  main memory. 
A t  t h i s  p o i n t ,  t h e  working set p r i n c i p l e  w i l l  b e  d i scussed  i n  r e l a t i o r  
/ 
t o  t h e  schedul ing system i n  o r d e r  t o  answer the  ques t ions  r a i s e d  i n  s e c t i o n  
2.3. .  A user j o b ,  c o n s i s t i n g  of several t a s k s ,  is en te red  i n t o  t h e  system. A s  
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f a c i l i t i e s  become a v a i l a b l e  tasks are e n t e r e d  i n t o  the ready l i s t  and: 
( a )  a t a s k  d e s c r i p t o r  b lock  is as s igned ;  
(b)  t h e  t a s k ' s  pages are loaded t o  t h e  paging drum, and t h e  corres-  
ponding drum addresses  are loaded i n t o  t h e  t a s k  d e s c r i p t o r  b lock ;  
(c) t h e  t a s k  is assigned a p r i o r i t y  and an i n i t i a l  working set value.  
In a d d i t i o n ,  the ready l ist  con ta ins  t a s k s  t h a t  have a l r e a d y  begun p rocess ing  
and have e i t h e r  run-out t h e i r  t i m e  quantum o r  are blocked,  awa i t ing  comple- 
t i o n  of another  t a sk .  I n  any case these  t a s k s  r e t a i n  t h e  s i z e  of t h e  working 
set t h a t  they had when t h e y  w e r e  removed from t h e  running l i s t .  
The running l i s t  con ta ins  a c i r c u l a r  l i s t  o f  tasks t h a t  have no t  run- 
o u t  t h e i r  t i m e  quantums, are n o t  w a i t i n g  f o r  a page, have n o t  been blocked,  
and have n o t  reached completion. These t a s k s  are b e i n g  processed f o r  b u r s t s  
of t i m e  B .  I n  t h i s  c i r c u l a r  l i s t  i s  a r e s i d e n t  system t a sk .  The system t a s k  
manages memory by removing those  pages from t h e  working sets t h a t  have n o t  
been r e fe renced  i n  T seconds,  and p l a c i n g  them on one of t h e  a v a i l a b l e  l ists .  
It keeps count of those pages t h a t  are n o t  c u r r e n t l y  a p a r t  of a working set .  
I f  t h e  ready l ist  con ta ins  a t a s k  of h igh  enough p r i o r i t y  whose working set 
would " f i t "  i n t o  main memory, t h e  t a s k  is en te red  onto the  running l i s t  and 
i t s  working set s i z e  i s  deducted from t h e  a v a i l a b l e  page l ist .  The t a s k  e n t e r s  
i ts  pages on demand and a c u r r e n t  working set  s i z e  i s  computed,. I f  a f t e r  
t h e  f i r s t  T seconds of p rocess ing ,  the t a s k  has  n o t  reached i t s  s p e c i f i e d  
s i z e ,  t h e  reserved pages are re tu rned  t o  the a v a i l a b l e  l i s t  (simply by ad jus t -  
i ng  t h e  count) - I f  i n  p rocess ing ,  a t a s k  r e q u e s t s  a page t h a t ,  exceeds i t s  
working set  s i z e ,  i t  is allowed t o  grow as long as pages are a v a i l a b l e ;  
otherwise,  i t  is removed from the  running l ist ,  
Pages become i n a c t i v e  and a v a i l a b l e  f o r  one of two reasons:  ( a )  they 
have n o t  been r e fe renced  i n  T seconds (have l e f t  t h e  working s e t )  o r  (b) t h e  
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t a s k  t o  which they  are a t t ached  becomes i n a c t i v e .  A t a s k  becomes i n a c t i v e  
due t o  quantum time-out,  t a s k  blocking,  o r  exceeding t h e  working set s i z e  
when no pages are a v a i l a b l e .  
Therefore ,  t h e  system maintains  dynamic working sets f o r  active 
t a s k s .  I n  o rde r  t o  reduce page swapping t o  a minimum, pages t h a t  are t o  b e  
swapped out  (because they have been a l t e r e d )  are queued t o g e t h e r  i n  a s p e c i a l  
a v a i l a b l e  l i s t  (swappable). Those t h a t  do n o t  r e q u i r e  swapping are queued 
i n  ano the r  l i s t .  Each t i m e  a page i s  swapped i n  on demand, i f  t h e  swappable 
queue i s  n o t  empty, then a page i s  swapped o u t .  A s  t h e s e  are queues,  t h e  last 
e n t r i e s  on t h e  queues w i l l  be  the  most r e c e n t l y  referenced.  Therefore ,  i f  a 
t a s k  r e fe rences  a page t h a t  has  r e c e n t l y  been removed from i t s  working s e t ,  
t h e r e  i s  a good chance t h a t  i t  w i l l  s t i l l  b e  i n  memory. I f  t h e  a v a i l a b l e  page 
count i s  non-zero, it can b e  re-at tached immediately. 
The rest of t h i s  paper d e t a i l s  t h e  memory management system and t h e  
schedul ing algori thm. 
of t h e  paging drum and p a r a l l e l  processing.  Sect ion 3 p r e s e n t s  t h e  hardware 
components of t h e  system. Sec t ion  4 p r e s e n t s  the o v e r a l l  l o g i c a l  s t r u c t u r e  
of t h e  system i n  t h e  form of d e t a i l e d  ALGOL procedures.  
The remainder of s e c t i o n  2 w i l l  d i s c u s s  t h e  p r i n c i p l e s  
2.4 The Paging D r u m  
Due t o  t h e  f a c t  t h a t  each t a s k  i s  given t h e  impression t h a t  i t  i s  
t h e  s o l e  u s e r  of a computer w i th  an enormous address  space and as s e v e r a l  task: 
n?ay be competing f o r  services, t h e  set of pages r e p r e s e n t i n g  each t a s k ' s  
addres s  space m u s t  b e  s t o r e d  on some form of mass s t o r a g e  device.  I n  a d d i t i o n ,  
as the  main memory is  of a s i z e  such t h a t  only a r e l a t i v e  few of each t a s k ' s  
pages may r e s i d e  i n  main memory at a t i m e ,  t h i s  memory m u s t  be  as e f f i c i e n t  as 
/ 
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p o s s i b l e  
For t h i s  t a s k ,  a l a r g e  r o t a t i n g  drum with a f i x e d  head p e r  t r a c k  is  
chosen. The l ayou t  of t h e  drum is  as shown i n  F igu re  2-5. The drum circum- 
f e rence  is  divided i n t o  equa l  p a r t s  c a l l e d  s e c t o r s ,  and t h e  drum l e n g t h  i s  
divided i n t o  equa l  numbers of t r a c k s  c a l l e d  channels ( o r  f i e l d s ) .  The d i v i s i o n  
i s  made such t h a t  the area bounded by a s e c t o r  and a f i e l d  con ta ins  one page 
of information.  Information i s  t r a n s f e r r e d  t o  and from the  drum i n  pages and 
t h e r e f o r e  i t  i s  c a l l e d  a paging drum. 
A simple implementation of a paging drum t o  consider  i t  as an a r b i -  
t r a r y  s t o r a g e  device ( i - e - ,  t a k e  no advantage of i t s  s t r u c t u r e )  and queue re- 
ques t s  f o r  i t  f i r s t  come-first  s e rved  (FCFS). However, i f  a queue i s  e s t a b l i s h e d  
f o r  each s e c t o r  (Figure 2-6) then t h e  performance of t h e  system is enhanced 
considerably.  For t h e  case of N s e c t o r s  and r e v o l u t i o n  t i m e  T ,  t h e  expected 
access  time f o r  the FCFS queue is the  expected access  t i m e  f o r  one r e q u e s t  
N-1 T. E [ a ]  = 2 N  
For t h e  multiple-queue, Denning [14]  e s t a b l i s h e s  t h e  expected access  t i m e  as 
T 1 n+l  
E [ a ]  = - (1 - z) n+l  
where n i s  t h e  number of r eques t s  wa i t ing  i n  t h e  queues (cirnsiderfng no penal ty  
f o r  switching from read  t o  w r i t e ) .  
access t i m e  f o r  t h e  nex t  r e q u e s t  and n o t  expected s e r v i c e  t i m e  f o r  each re- 
ques t .  However, as f a r  as drum u t i l i z a t i o n  is concerned, t h e  second r e s u l t  
shows t h a t  under a h e a v i e r  r eques t  l oad  ( n > > l )  t h e  multiple-queue drum per- 
forms b e t t e r ,  wh i l e  the s i n g l e  queue drum h a s  a cons t an t  u t i l i z a t i o n .  I n  
It should be no ted  t h a t  t h i s  is  expected 
a d d i t  i on  i n  a page-on-demand sys  tern, t h e  o r d e r  of r eques t  service i s  unimpor- 
t a n t .  The performance of t h e  paging drum h a s  been given ex tens ive  s tudy ,  and 
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t h e  r eade r  i s  r e f e r r e d  t o  a paper by Weingarten [ 321 Denning [14] Coffman 
[ 81 and Abate and Dubner [I] II 
The r e s u l t  ob ta ined  above depends upon t h e  q u a l i f i c a t i o n  t h a t  a 
switch from drum read  t o  drum w r i t e  r e q u i r e s  no s i g n i f i c a n t  delay.  As noted 
by Coffman [8] " a f t e r  r ead ing  (wr i t i ng )  a given s e c t o r  i t  i s  n o t  p o s s i b l e  t o  
instantaneously-  switch t h e  s t a t u s  of t h e  heads s o  as t o  commence w r i t i n g  (read- 
ing) on t h e  nex t  s e c t o r . "  H e  goes on t o  suggest  several ways of e f f e c t i n g  a 
"read/wri te"  ( i . e .  no delay)  drum, inc lud ing  a gap between s e c t o r s  and two 
sets of heads (one r e a d ,  one w r i t e ) .  A p a r t i c u l a r l y  i n t e r e s t i n g  method is  
c a l l e d  t h e  p r e c e s s i n g  drum. Although t h e r e  are N s e c t o r s  on t h e  drum, t h e  
drum reads o r  w r i t e s  t o  eve ry  Mth page (where t h e  g r e a t e s t  common d i v i s o r  f o r  
M and N i s  1 ) .  Therefore t h e  drum i n  e f f e c t  becomes M t i m e s  slower b u t  con- 
t a i n s  no wasted space.  
pages al lows t h e  heads t i m e  t o  switch states. 
The p o i n t  of t h i s  method is t h a t  t h e  "gap" of skipped 
The paging drum defined i n  s e c t i o n  3.4  is considered t o  b e  a "read/  
w r i t e "  drum. This w i l l  b e  s a t i s f a c t o r y  f o r  t h e  purposes of t h i s  pape r ,  as the  
l o g i c a l  d e s c r i p t i o n  is  t h e  same. 
2 - 5  Concurrent Processes  
Before cont inuing on t o  t h e  implementation, one l a s t  t o p i c  deserves  
mention. The system p resen ted  i n  t h e  nex t  two s e c t i o n s  s p e c i f i e s  t h r e e  pro- 
ces so r s  which ope ra t e  asynchronously of one another :  t h e  CPU, t h e  paging drum 
channel,  and the 1/0 channel. However, a t  s p e c i f i c  t i m e s  i n  t h e  p rocess ing ,  
each must n o t i f y  t h e  o t h e r  of events  t h a t  r e q u i r e  r e c i p r o c a l  a c t i o n ,  and, a t  
o t h e r  t i m e s ,  they m u s t  use  f a c i l i t i e s  (e.g.  memory t a b l e s )  and p o s s i b l y  in-  
s t r u c t i o n  sequences that are accessed by t h e  o t h e r  p rocesso r s  # 
It i s  imperat ive in these ope ra t ions  t h a t  information not  b e  l o s t ,  
2 1  
t h a t  deadlocks do n o t  occur ,  and t h a t  a l l  p rocesso r s  are se rved  i n  a reason- 
a b l e  t i m e .  These problems have been s t u d i e d  by D i j k s t r a  [15,16] and Wirth 
[34].  The r eade r  is r e f e r r e d  t o  t h e s e  papers  f o r  f u r t h e r  d i scuss ion  of 
t h i s  t o p i c .  
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3 .  HARDWARE DESCRIPTION 
This s e c t i o n  p r e s e n t s ,  i n  d e t a i l ,  t h e  fou r  major system components 
which provide 
(a)  
t h e  b a s i s  f o r  t h e  memory management sys  t e m :  
main memory. A subsystem t h a t  a l lows t h r e e  p rocesso r s  t o  s h a r e  
the same co re  memory. 
t r a n s l a t i o n  memory. The subsystem t h a t  performs t h e  addres s  
t r a n s l a t i o n  from t h e  l o g i c a l  ( v i r t u a l )  addres s  t o  the  p h y s i c a l  
addres s ,  r e s u l t i n g  i n  e i t h e r  a f e t c h / s t o r e  of main memory, o r  
a page f a u l t .  
page t a b l e .  The subsystem t h a t  t h e  memory nanagement i s  based 
upon. It con.sists of a fas t  memory t h a t  con ta ins  one e n t r y  p e r  
phys i ca l  page containing p r o t e c t i o n  information,  i n fo rma t ion  
as t o  the  page s t a t u s  arid drum l o c a t i c n .  
gaging drum channel,  
from memory. 
The subsystem t h a t  swaps t h e  pages t o  and 
F igure  3-1 shows the o v e r a l l  con f igu ra t ion  of t h e  subsystems i n  re- 
l a t i o n  t o  the  CPU. It  inc ludes  those r e g i s t e r s  through which t h e  subsystems 
communicate which are explained f u r t h e r  below. 
There are t h r e e  processors  i n  F i g ,  3-1: t h e  c e n t r a l  processing u n i t  
(CPU), t he  paging drum channel p r o c e s s o r g  and t h e  1 / 0  channel p rocesso r ,  This 
paper w i l l  con f ine  i t s e l f  t o  p re sen t ing  t h e  addres s ing  and i n t e r r u p t  process-  
i n g  of t h e  CPU and the  ope ra t ion  of t h e  paging drum channel. Although t h e  oper- 
a t i o n  of t h e  1 / 0  channel is  n o t  d e t a i l e d ,  i t s  p o i n t s  of con tac t  w i th  t h e  rest 
of t h e  system ( i e e e ,  main memory a c c e s s ,  and CPU i n t e r r u p t s )  are included,  The 
main memory is  sha red  by t h e  t h r e e  p rocesso r s ;  t h e r e f o r e ,  each has i t s  own 





Figure  3-tl Basic Conf igura t ion  
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In a d d i t i o n ,  each processor  is  ass igned  an  access b i t  (MA(1)) with  which t o  
s i g n a l  t h e  main memory of d e s i r e d  access. The main memory uses  t h i s  r e g i s t e r  
(MA) t o  r e s o l v e  c o n f l i c t s  of access between p rocesso r s ,  t o  a s s u r e  each pro- 
ces so r  of service w i t h i n  t h r e e  memory cyc le s ,  and t o  p o s t  t h e  completion of t h e  
d e s i r e d  memory ope ra t ion  t o  the appropr i a t e  processor .  
The CPU addresses  t h e  main memory through t h e  t r a n s l a t i o n  memory i n  
o rde r  t o  e f f e c t  v i r t u a l  address ing:  given a v i r t u a l  address  (VAD), e i t h e r  a 
phys ica l  address  (MADRi) o r  page f a u l t  (PFAULT=l) r e s u l t s .  
In o r d e r  t h a t  t h e  CPU can keep t r a c k  of phys i ca l  page assignments 
( e .g . ,  a v a i l a b l e  pages) and i n  o rde r  t h a t  t h e  paging drum channel can keep 
a l i s t  of pages t o  be swapped, t h e  s p e c i a l  "page t ab ie"  memory i s  in t roduced .  
Cons is t ing  of one memory l o c a t i o n  f o r  each p h y s i c a l  page, i t  conta ins  t h e  l i s t s  
of each active t a s k ' s  working se t ,  t h e  l i s t  of  a v a i l a b l e  pages,  and t h e  l i s t  o f  
pages t o  be swapped. The "page t ab le"  memory is shared  by t h e  CPU and paging 
drum channel.  Simultaneous access is  prevented by  supplying an access (sema- 
phor)  r e g i s t e r  PTSEM. 
The CPU and t h e  paging drum channel communicate t o  each o t h e r  through 
t h e  page t a b l e  memory and f i v e  r e g i s t e r s :  
(a)  INTERRUPT, one b i t  of which s i g n a l s  completion o f  a page t r ans -  
f e r  t o  t h e  CPU, 
(b) PTRAN, which s i g n a l s  t h e  d i r e c t i o n  of  t r a n s f e r ,  o r  e r r o r  i n  t r a n s -  
f e r ,  
(c) PAGINT which s p e c i f i e s  t h e  page t r a n s f e r r e d ,  
(d) POST, which s i g n a l s  t h e  paging drum channel  t h a t  a page i s  t o  b e  
t r a n s f e r r e d ,  
(e )  PAGPOST, which s p e c i f i e s  t h e  page t o  be t r a n s f e r r e d .  
The paging drum channel is a dedica ted  p rocesso r ,  l i nked  only  t o  t h e  
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paging drum, It addresses  t h e  drum through t h e  addres s  r e g i s t e r  CHANNEL and 
w r i t e s  t o / r e a d s  from t h e  drum word- se r i a l  through the b u f f e r  r e g i s t e r  DBR, 
The paging drum s i g n a l s  t h e  pas s ing  of a page boundary through r e g i s t e r  PAGEI. 
The four  subsystems w i l l  b e  p re sen ted  simply without dwell ing on 
phys ica l  problems. For example, a single-bank sha red  memory as desc r ibed  i n  
s e c t i o n  3,1 may b e  s e v e r e l y  handicapped under normal CPU, page channel,  and 
1/0 a c t i v i t y .  This problem is  e a s i l y  m e t  through i n t e r l e a v i n g  b u t  t he  add i t ion -  
a l  d e s c r i p t i o n  necessary would merely complicate t h e  o v e r a l l  sys  t e m  d e s c r i p t i o n .  
The paging drum d e s c r i p t i o n  p r e s e n t s  a similar problem. The drum has a capac i ty  
of 4096 pages of 1024 words each (at 48 b i t s  p e r  word). 
cumference (16 K b i t s )  is reasonable ,  i t s  apparent  l e n g t h  (256 x 48 b i t s )  may 
be excess ive .  However, although t h e  drum is  l o g i c a l l y  descr ibed as a u n i t  i t  
could p h y s i c a l l y  b e  several drums (with the a d d i t i o n a l  complications of syn- 
ch ron iza t ion ) .  Therefore ,  t h e  r e a d e r  is  cautioned t o  recognize t h a t  implemen- 
t a t i o n  of such a system r e q u i r e s  much a t t e n t i o n  t o  t h e  t iming and p h y s i c a l  l i m i -  
t a t i o n s  of each component. 
Although t h e  drum cir-  
Complete d e s c r i p t i o n  of t h e  system w i l l  b e  de fe r r ed  t o  s e c t i o n  4 .  
In  t h a t  s e c t i o n  a t a s k  schedul ing system w i l l  b e  p re sen ted  i n  o r d e r  t o  more 
completely d e s c r i b e  t h e  addressing and memory management a lgori thms.  For  c l a r -  
i t y ,  t h e  t a s k  schedul ing system is  p resen  e d  as a series of ALGOL procedures 
which o p e r a t e  on t h e  subsystems p resen ted  i n  t h i s  s e c t i o n  through a series of 
p r i m i t i v e  procedures e For t h i s  reason wi th  each subsys t e m ,  procedure ca l l s  
and t h e  corresponding CDL d e s c r i p t i o n  w i l l  b e  p re sen ted .  I n  t h e  same v e i n ,  
s u b r e g i s t e r s  w i l l  be  accessed through f u n c t i o n  procedures of t h e  same name as 
t h e  s u b r e g i s t e r ,  w i th  t h e  r e g i s t e r  name as argument / 
3.1 Main Memory Subsystem 
The main memory subsystem c o n s i s t s  of a co re  memory, address  r e g i s t e r s ,  
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s t o r a g e  b u f f e r  r e g i s t e r s ,  r e a d / w r i t e  c o n t r o l  r e g i s t e r s ,  and a c o n t r o l  s e c t i o n  
t h a t  performs timing func t ions  and handles  c o n f l i c t s  between competing r e q u e s t e r s .  
A r eques t e r  may be any of t h e  system p rocesso r s  ( e - g . ,  t h e  CPU o r  an 1 / 0  
channel).  For s i m p l i c i t y ,  only t h r e e  p rocesso r s  w i l l  b e  def ined i n  t h i s  imple- 
mentation as competing f o r  main memory: (a )  t h e  CPU, (b) t he  paging drum channel,  
and ( c )  a g e n e r a l  1/0 channel. In  a d d i t i o n ,  t h e  memory w i l l  c o n s i s t s  of one 
bank (ice., no i n t e r l e a v i n g ) .  
Each competing processor  i w i l l  have a memory r e g i s t e r  MADRi, s t o r a g e  
b u f f e r  r e g i s t e r  S B R i ,  and r ead /wr i t e  r e g i s t e r  RWi and w i l l  be  unaware t h a t  i t  
i s  competing f o r  t he  main memory, To access  main memory, t h e  p rocesso r  loads 
the address  r e g i s t e r  and, i f  w r i t i n g ,  t h e  s t o r a g e  b u f f e r  r e g i s t e r ,  sets RWi 
t o  1 f o r  a r ead  o r  t o  0 f o r  a w r i t e ,  and sets  a b i t  of t h e  memory access r e g i s -  
ter ,  MA(i), t o  1 t o  i n d i c a t e  a memory access ,  The memory subsystem c o n s i s t s  of 
t he  memory access r e g i s t e r  MA, t h e  memory addres s  r e g i s t e r  MAR, t h e  memory b u f f e r  
r e g i s t e r  MBR, a memory r ead  t e rmina l  READ, a memory w r i t e  terminal  WRITE, and 
65K of 48-bi t  core  memory , MEM(MAR) The CDL d e s c r i p t i o n  of t h e  memory appears 
below. 
Comment, main memory subsystem 
Memory MEM(MAR)=MEM(O-65535,1-48) $main memory 
Reg i s t e r  MAR(1-16) , $main memory address  r e g i s t e r  
MBR(1-48) $main memory b u f f e r  r e g i s t e r  
m(1-3 )  $memory access  r e g i s t e r  
MADRl(1-16) $CPU address  r e g i s t e r  
MAD= (1-16) $paging drum channel address  r e g i s t e r  
MADR3(1-16), $ I / O  channel address r e g i s t e r  
SBRl(l-48), $CPU s t o r a g e  r e g i s t e r  
SBR2 (1-48) $paging channel s t o r a g e  r e g i s t e r  
SBR3 ( 1-4 8) $I/O channel s to rage  r e g i s t e r  
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RW1, $CPU r ead /wr i t e  r e g i s t e r  
RW2 $paging channel r e a d / w r i t e  r e g i  
RW3, $ I / O  channel r e a d / w r i t e  r e g i s t e r  
Terminal, READ, $re ad t e rmina l  
WRITE, $ w r i t e  terminal 
The sequence chart f o r  t h e  main memory subsystem is  shown i n  F igu re  
3-2. The a c t u a l  r ead  o r  w r i t e  is performed by loading MAR from and loading/  
s t o r i n g  MBR from/to the  a p p r o p r i a t e  p rocesso r ' s  r e g i s t e r s  depending upon t h e  
va lue  of RWi and MA(i) 
READ i s  set t o  1, then t h e  t r a n s f e r  
and s e t t i n g  e i t h e r  t h e  READ o r  WRITE t e rmina l .  I f  
MBR&M(MAR) 
occurs .  I f  WRITE i s  set t o  1, then t h e  t r a n s f e r  
MEM (MAR) +MBR 
occurs .  It should b e  noted t h a t  t h e  l o g i c  i n  t h e  sequence c h a r t  r e so lves  a l l  
c o n f l i c t s  and t h a t  any one p rocesso r  must be s e r v i c e d  wi th in  t h r e e  main memory 
cycles  of t h e  r e q u e s t  e 
Table 3-1 p r e s e n t s  t he  two procedures f o r  access ing  main memory: 
(a)  loadmm, r ead  from main memory, and (b) storemm, w r i t e  t o  main memory. Both 
of t h e s e  procedures use the  s t o r a g e  b u f f e r  r e g i s t e r  SBR as t h e  sou rce  o r  des- 
t i n a t i o n  of t h e  information t r a n s f e r r e d .  The a c t u a l  memory access is accom- 
p l i s h e d  by s e t t i n g  b i t  MA(1) t o  1, and then w a i t i n g  f o r  completion (MA(l)=O) 
b e f o r e  r e t u r n i n g  c o n t r o l .  
3.2 T r a n s l a t i o n  Memory Subsystem 
/ V i r t u a l  memory, i n  t h i s  implementation, c o n s i s t s  o f  up t o  1024 pages 
of 1024 48-bit words each. Each addres s  f i e l d  c o n s i s t s  of 2 4  b i t s  as shown i n  
F igu re  3-3 The D f i e l d  i n d i c a t e s  t h a t  t h i s  is  either a v i r t u a l  (D=O) o r  














CDL d e s c r i p t i o n  r- ~ procedure cal l  
loadmm ( i ,  j , SBR) 





IF  (MA (1) =O ) THEN ( r e t u r n )  
MADRl(1-6 ) f i ;  
MADRl(7-16)tj ; 
, RWl+O; 
: MA(lp-1 ;  
I F  (MA( 1)=0)  THEN(re t  urn) 
explana t  ion 
load  SBR from 
m a i n  memory l o c a t i o n  
page i, word j 
s t o r e  SBR t o  
main memory 
l o c a t i o n  page i, 
word j 
TABLE 3-1 Main memory procedures.  
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address  (I=l) o r  no t  (I=O), The X f i e l d  i n d i c a t e s  whether indexing is  t o  b e  
app l i ed  t o  t h i s  address  ( 1 ~ x 5 3 )  o r  n o t  indexing (X=O),  and which of 3 index 
r e g i s t e r s  t o  use. The 20-bit ADR f i e l d  e i t h e r  con ta ins  a 20-bit  v i r t u a l  address  
( P O )  o r  a 16-bi t  p h y s i c a l  address  (D=l). 
The correspondence between t h e  v i r t u a l  name space and p h y s i c a l  name 
space i s  achieved'through a 1024 word t r a n s l a t i o n  memory. 
memory i s  s p l i t  between t h e  u s e r  t a s k  (pages 0 through 511) and the system 
As  t he  v i r t u a l  
(pages 512 through 1023),  each t a s k  has  i ts  own copy of t h e  p o r t i o n  of t r a n s -  
l a t i o n  memory i t  i s  using (between 1 and 512 pages ) ,  When a t a s k  ga ins  c o n t r o l  
of t h e  CPU, i t s  copy of t r a n s l a t i o n  memory i s  loaded. When the  t a s k  r e l i n q u i s h e s  
c o n t r o l  of t h e  CPU, those  l o c a t i o n s  i n  t h e  t r a n s l a t i o n  memory t h a t  were a l t e r e d  
are copied. 
When addressing the v i r t u a l  name space ,  t h e  high-order 10 b i t s  a r e  
used t o  address  t h e  t r a n s l a t i o n  memory. Each word i n  t h e  t r a n s l a t i o n  memory, 
as shown i n  F igu re  3-3, c o n s i s t s  of 16 b i t s ,  The ACT f i e l d  i n d i c a t e s  whether 
o r  n o t  t h e  page i s  c u r r e n t l y  a c t i v e  ( ioe . ,  a member of t h e  t a s k ' s  working s e t ) ;  
t h e  REFD f i e l d  i n d i c a t e s  whether o r  n o t  t he  page has  been r e fe renced ;  t h e  CHGD 
f i e l d  i n d i c a t e s  whether o r  n o t  t h e  page h a s  been w r i t t e n  i n t o ;  t h e  WP f i e l d  
i n d i c a t e s  whether o r  n o t  the page i s  w r i t e  p r o t e c t e d ;  t he  WKEY f i e l d  is the  pro- 
t e c t i o n  key f o r  the page; and t h e  BLK f i e l d  con ta ins  t h e  6 -b i t  p h y s i c a l  page 
address  f o r  t h e  v i r t u a l  page i f  i t  i s  i n  main memory. 
The CDL d e s c r i p t i o n  of t h e  t r a n s l a t i o n  memory conf igu ra t ion  appears 
below. In a d d i t i o n  t o  those  r e g i s t e r s  mentioned above, t h e  conf igu ra t ion  con- 
sists of t h e  t r a n s l a t i o n  memory address  r e g i s t e r  TADR, t h e  read e r r o r  r e g i s t e r  
RFLAG, t h e  w r i t e  e r r o r  r e g i s t e r  WFLAG, t h e  page f a u l t  r e g i s t e r  PFAULT, and t h e  
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main memory r e g i s t e r  MADRl, SBRP, RW1, and MAe The main memory r e g i s t e r s  were 
explained previously.  The r e g i s t e r  RFLAG is  set t o  1 i f  an at tempt  i s  made t o  
r ead  from a page whose key does n o t  match t h e  t a s k ' s  key. The r e g i s t e r  WFLAG 
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V i r t u a l  memory address  format 
T rans l a t ion  memory address  format 
a e L ) Q )  
u Y* --L- -. --- 
4 g  8 W P W Y  o m  BLK 
""- -...- " . 
1 1  1 1  4 2 b i t s  
Figure 3-3 
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is  set  t o  1 i f  an attempt i s  made t o  w r i t e  t o  a page t h a t  is e i t h e r  w r i t e  pro- 
t e c t e d  (TMR(WP)=l) o r  whose key does not  match t h e  key of t h e  c u r r e n t  task.  The 
r e g i s t e r  PFAULT is  set t o  1 i f  a v i r t u a l  page i s  addressed whose p h y s i c a l  page 
i s  n o t  c u r r e n t l y  a p a r t  of t h e  t a s k ' s  working set (TMR(ACT)=l). 
Comment t r a n s l a t i o n  memory subsys t e m  
Memory Tl4EM(TADR)=TMEM(Q-1023,1-16) S t r a n s l a t  i on  memory 
'Register TADR( 1-10), $ t r a n s l a t i o n  memory address  r e g i s t e r  
TMR( 1-16), 
VAD(1-24) $ v i r t u a l  addres s  r e g i s t e r  
MADRl(1-16) $main memory tiddress r e g i s t e r  ( f o r  CPU) 
RW1, $ read /wr i t e  r e g i s t e r  ( f o r  CPU) 
RFLAG , $read e r r o r  f l a g  
WFLAG $read e r r o r  f l a g  
$ t r a n s l a t i o n  memory b u f f e r  r e g i s t e r  
PFAULT , $page f a u l t  r e g i s t e r  
m(1-3) $main memory access  r e g i s t e r  
SBRl(1-48) $s to rage  b u f f e r  r e g i s t e r  ( f o r  CPU) 
S u b r e g i s t e r  ,=(ACT ,REFD,CHGD,W ,WKEY ,NOTUSED,BLK)=TMR(1,2,3,4,5-8,9-10 Jl-16) 
VAD(D,I ,X,PAGE9WORD)=VAD(1,2,3-4,5-14,15-24) ,  
MADR~(BLOCK,WRD)=MADR~(~-~ 7-16) 
Table 3-2(a) p r e s e n t s  t he  two p r i m i t i v e  procedures f o r  access ing  
t r a n s l a t i o n  memory: (a) loadtmr,  reading from t h e  t r a n s l a t i o n  memory, and (b) 
s t o r e t m r ,  w r i t i n g  t o  t h e  t r a n s l a t i o n  memory. Table 3-2(b) lists t h i r t e e n  
func t ion  procedures t h a t  are used t o  r e f e r e n c e  s u b r e g i s t e r s  
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3.3 Page Table Subsystem 
Memory management i s  enhanced by the  a d d i t i o n  of a s p e c i a l  f a s t  memory 
c a l l e d  t h e  page t a b l e .  The page t a b l e  has  one e n t r y  f o r  each phys ica l  page i n  
memory and is  n o t  t o  b e  confused with t h e  t r a n s l a t i o n  memory, which has  one 
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procedure c a l l  1 CDL d e s c r i p t i o n ;  exp lana t  i on  I 
l o a d t m r ( i  ,TMR) 
s t o r  e t m  r( i TMR) 
I 




TMWTMEM(TADR) 1 from t r a n s l a t i o n  memory addr,  i 
TADRti , 
TMEM(TADR)+TMR j i n t o  t r a n s l a t i o n  memory add. i 
I 
! s t o r e  t h e  b u f f e r  r e g i s t e r  TMR 
I 
f 
f u n c t i o n  
word(VAD) 
b lock  (MADR1) 
' wrd(MADR1) 
I 
(a) t r a n s l a t i o n  memory procedure calls 












MADRl ( BLOCK) 
W R l ( W R D )  
exp lana t ion  
active page i n d i c a t o r  
page r e f e r e n c e  i n d i c a t o r  
page change i n d i c a t o r  
w r i t e  p r o t e c t  i n d i c a t o r  
Page key 
memory addres s  of page 
p h y s i c a l l v i r t u a l  addres s  i n d i c a t o r  
i n d i r e c t  addres s ing  i n d i c a t o r  
indexing i n d i c a t o r  
v i r t u a l  page address  p a r t  of VAD 
word addres s  p a r t  o f  VAD 
p h y s i c a l  page addr .  p a r t  of MADRl 
word addres s  p a r t  of MADRl 
(b) t r a n s l a t i o n  memory f i e l d  f u n c t i o n s  
\ 
Table 3 - 2  
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e n t r y  f o r  every  page i n  v i r t u a l  memory. The page t a b l e  c o n s i s t s  of 64  66-b i t  
words,  c a l l e d  page d e s c r i p t o r s ,  that  r e p r e s e n t  the c u r r e n t  status of  t h e  page,  
t h e  t a s k  it i s  o r  w a s  a t t a c h e d  t o ,  i t s  p r o t e c t i o n  b i t s ,  u t i l i z a t i o n  informat ion ,  
t h e  corresponding v i r t u a l  address  , t h e  drum address  and l ist  l inkage  information.  
The CDL d e s c r i p t i o n  f o r  t h e  page t a b l e  appears  below. The page 
t a b l e  c o n s i s t s  o f  t h e  f a s t  memory PAGETABLE, i t s  address  r e g i s t e r  PADR, its 
b u f f e r  r e g i s t e r  PTR, counters  CAVPA, CAVPV, and AVPC, and l i s t :  r e g i s t e r s  PTLIST, 
LSP, LAVP. 
Comment page t a b l e  conf igu ra t ion  
Memory PAGETABLE(PADR)=PAGETABLE (0-63,l-66) 
Reg i s t e r s  , PADR( 1-6) 
PTR( 1-66) 
CAVPA(1-6) 
CAVPV( 1-6) , 
AVPC(1-7) 
PTLIST(1-12) , 




$page t a b l e  address  r e g i s t e r  
$page t a b l e  b u f f e r  r e g i s t e r  
$count of immediately a v a i l a b l e  pages 
$count of t o t a l  a v a i l a b l e  pages 
$reserved page count ( f o r  working s e t s )  
$genera l  page t a b  l e  l ist  r e g i s t e r  
$list of swappable pages (po in te r  r e g i s t e r )  
$ l is t  of a v a i l a b l e  pages ( p o i n t e r  r e g i s t e r )  
$genera l  page t a b l e  l i s t  r e g i s t e r  
$page t a b l e  semaphore 
S u b r e g i s t e r s ,  PTR(USE,LB,LF,WKEY,WP,CHGE9RES3U"IL9TID9VP9DP9ROW)= 
PTR( 1-2,3-8,9-14 15-18 19 , 20 2 1  22-2 7 92 8-43,44-53,54-6 5,66) , 
AVPC (S IGN ,MAGNITUDE)=AVP C (1 2- 7) 
PTLIST(FP,LP)=PTLIST(1-6,7-12), 
LSP(FP ,LP)=PTLIST(1-6 7-12) 
LAVP (FP ,LP)=LAVP (1-6 7-12) 
GPTL(FP9LP)=LAW(1-6,7-l2> 
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Table 3-3 p r e s e n t s  t h e  format of t h e  page t a b l e  b u f f e r  r e g i s t e r ,  PTR, 
F ie ld  PUSE de f ines  t h e  c u r r e n t  usage: 
(a) active (PUSE=O), The page is  a t t a c h e d  t o  a task's (TID) work- 
i n g  set and l i nked  t o  i t ' s  l is t  o f  active pages through LB 
and LF, The page ' s  key WKEY, w r i t e  p r o t e c t  b i t  WP,  v i r t u a l  
addres s  VP, and drum address  DP are loaded wi th  t h e  cor res -  
ponding va lues .  F i e l d  CHGE r e f l e c t s  whether t h e  page h a s  been 
a l t e r e d ;  f i e l d  RES i n d i c a t e s  whether i t  i s  r e s i d e n t ;  and f i e l d  
UTIL i s  a counter  r e f l e c t i n g  t h e  t i m e  s i n c e  t h e  page w a s  l as t  
r e fe renced  (every t i m e  t h e  e n t r y  f o r  a r e fe renced  page i s  re- 
moved from t r a n s l a t i o n  memory i t s  1JTIL f i e l d  is loaded wi th  z e r o ) .  
(b) queued f o r  swap-out (PUSE=l). The page i s  a t t a c h e d  to t h e  l i s t  
of  swappable pages (poin ted  t o  by t h e  LB and LF f i e l d s  o f  re- 
g i s t e r  LSP). F i e l d  ROW is set t o  1. A l l  o t h e r  f i e l d s  remain 
as they  were just  b e f o r e  be ing  p laced  on t h i s  l ist .  
(e )  unava i l ab le  (PUSE=2) The page is  undergoing swapping ( e i t h e r  
i n  o r  ou t )  and may n o t  b e  accessed by t h e  CPU (except by procedure 
queue r e q u e s t ,  t o  b e  desc r ibed  i n  s e c t i o n  4 ) .  
(d) a v a i l a b l e  (PUSE=3). The page is a t t a c h e d  t o  t h e  l i s t  of  avail- 
a b l e  pages (poin ted  t o  by t h e  LB and LF f i e l d s  of  r e g i s t e r  
LAVP), F i e l d  ROW is  set t o  zero ;  f i e l d  CHGE i s  set t o  ze ro .  
A l l  o t h e r  f i e l d s  remain as they w e r e  b e f o r e  be ing  p laced  i n  t h i s  
l i s t .  
The four  l i s t  r e g i s t e r s  LSP, LAVP, GPTL, and PTLIST p o i n t  t o  t h e  
first and las t  e n t r i e s  i n  a l i s t  through the  FP and LP s u b r e g i s t e r s .  LSP \ 
always p o i n t s  t o  t h e  l i s t  of  swappable pages;  LAVP always p o i n t s  t o  t h e  l i s t  
of  a v a i l a b l e  pages;  r e g i s t e r  GPTL and PTLIST are used as g e n e r a l  p o i n t e r  r e g i s t e r s  




2 LB LF WKEYggz UTIL T I D  
12 1 2 6  6 4 111 6 16 10 
PUSE=O ~ page i s  a c t i v e  ( a t t a c h e d  t o  an a c t i v e  t a s k )  
=1 page queued f o r  swap-out 
=2 
=3 page is a v a i l a b l e  
page is unava i l ab le  ( I / O  i n  process)  
LB and LF, forward and backward l i n k s  f o r  a chain o f  pages 









r e a d l w r i t e  p r o t e c t i o n  key 
w r i t e  p r o t e c t  (FP=l) 
b i t  i n d i c a t i n g  page has  been a l t e r e d  (CHGE=l) 
b i t  i n d i c a t i n g  t h e  page is r e s i d e n t  (RES=l) 
u t i l i z a t i o n  counter.  U T I L a  i f  i t  belongs i n  a working set  
p o i n t e r  t o  the t a s k  i d e n t i f i e r  f o r  t h e  task: ( a )  t h e  page is  a t t a c h e d  to(PUSE=O) 
(b) t h e  page w a s  a t t a c h e d  to(PUSE=1,3) 
(c) t h e  page w i l l  b e  a t t a c h e d  t o  
(PUSE=2 ) 
v i r t u a l  page address  f o r  t h i s  page i n  t a s k  TID 
drum address  of t h i s  page 
r e a d l w r i t e  i n d i c a t o r  
\ 
Table 3-3 Page t a b l e  b u f f e r  r e g i s t e r  
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t h e r e  is one list f o r  each active t a s k ) .  Three counters  monitor t h e  a v a i l a b l e  
pages : 
( a )  CAVE'A is a count of t h e  numbers o f  pages con ta ins  on t h e  l i s t  of 
a v a i l a b l e  pages ; 
CAVPV i s  a count of t h e  number of pages a v a i l a b l e  t o  t h e  a c t i v e  
t a s k s ,  e i t h e r  on t h e  l i s t  of a v a i l a b l e  pages,  t h e  l i s t  of swapp- 
a b l e  pages,  o r  be ing  swapped o u t ;  
AWC i s  a count of t h e  number of pages a v a i l a b l e  t h a t  are n o t  
a l r e a d y  a s s igned  t o  some a c t i v e  t a s k ' s  working set .  
Three counts are necessary i n  o r d e r  t o  qu ick ly  determine a t  any one t i m e  how 
many pages are a v a i l a b l e  and how many are a v a i l a b l e  immediately. 
The page t a b l e  is sha red  by t h e  CPU and t h e  paging drum channel. 
A s  t hese  are asynchronous processor  some method of c o n t r o l  m u s t  b e  included 
i n  a l l  procedures t h a t  access t h e  page t a b l e  t o  i n s u r e  t h a t  t h e  two p rocesso r s  
do n o t  access t h e  page t a b l e  s imultaneously,  I n  a d d i t i o n ,  as both p rocesso r s  
may a l te r  t h e  list s t r u c t u r e s  contained w i t h i n  t h e  page t a b l e  any l i s t  o p e r a t i o n  
i n i t i a t e d  by one processor  m u s t  b e  completed b e f a r e  c o n t r o l  can b e  given t o  t h e  
o t h e r  p rocesso r .  To accomplish t h i s ,  t h e  page t a b l e  access r e g i s t e r ,  PTSEM 
is  de f ined ,  which al lows the  two p rocesso r s  mutual ly  e x c l u s i v e  access t o  t h e  
procedures (see F igure  3 - 4 ,  3-5 and 3-6)  
Table 3-4 lists t h e  procedures f o r  access ing  t h e  page tab le  which load 
and s t o r e  page d e s c r i p t o r s ,  and queue ( p u t p t )  dequeue ( g e t p t )  I and detach 
(detachpt)  page d e s c r i p t o r s  from s p e c i f i e d  lists. These are complex enough t o  
warrant s e p a r a t e  d e s c r i p t i o n s  by sequence c h a r t  i n  Figure 3 - 4 ,  3 - 5 ,  3 -6 .  
Table 3-5 lists t h e  f u n c t i o n s  t h a t  access t h e  page d e s c r i p t o r  f i e h s  
i n  t h e  PTR r e g i s t e r  and t h e  l i s t  r e g i s t e r  f i e l d s ,  
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Procedure ca l l  
I 
laadp ag edes c r i p  t o r (  j , PTR) I 
s t o r e p a g e d e s c r i p t o r ( j  ,PTR) 
pu t p  t (page ,p t l  ,PTR) 
g e t p t  (page , p t l  ,PTR) 
d e t  achp t (page sp t l  ,PTR) 
CDL d e s c r i p t i o n  
sequent ia.1) 
(micro-operat ions are 
see F igure  3-4(a) 
see Figure  3-4(b) 
see Figure  3-5(a) 
see Figure  3-5(b) 
see F igure  3-6 
Explanat ion 
load  PTR from the  j t h  loca-  
t i o n  of PA LE 
s t o r e  PTR i n t o  t h e  j t h  loca- I 
t i o n  of  PAGETABLE 
add page d e s c r i p t o r  po in t ed  
t o  by page t o  page l i s t  ptl 
detach the  f i r s t  pagedescr ip-  
t o r  from l is t  ptl; p l a c e  ad- 
d r e s s  i n  page ;  leave a copy 
i n  t h e  PTR 
detach the  page d e s c r i p t o r  
po in ted  t o  by  page from l is t  
ptl; leave a copy i n  t h e  PTR 
Table  3-4 Page Table  Procedures 
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(a)  loadpagedescr ip tor  (j gpt r )  
(b) s to repagedesc r ip to r  (j , p t r )  start 
I 










GPTL ( LP)+PTR( LB) 
I PAGETABLE (PADR)+PTR ] 
I PADRtGPTL (LP) f 





func t ion  I 
puse (PTR) 
l b  (PTR) 
I f  (PTR) 
wke y (P TR) 
WP (PTR) 
chge (PTR) 













CDL d e s c r i p t i o n  
PTR(PUSE) 
PTR (LB ) 
PTR(LF) 









P t l ( W  
P tl  (LP) 
* p t l  must b e  (a) PTLIST 
(b) LAW 
(c )  LSP 
(d) GPTL 
(e) PTL 
e x p l a n a t i o n  
usage f i e l d  
l i n k  back f i e l d  
l i n k  forward f i e l d  
Page key 
page write p r o t e c t  b i t  
page a l t e r e d  b i t  
page reserved  b i t  
u t i l i z a t i o n  f i e l d  
t a s k  i d e n t i f i e r  
v i r t u a l  page 
drum address  
r ead/wr it e i n d i  cat o r  
f irst  page d e s c r i p t o r  
> of PTR 
> o f  list p t l *  
last page d e s c r i p t o r  
-./ 
Table 3-5 Page Table  Funct ions  
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3.4 Paging Drum Channel Subsystem 
The paging drum channel subsystem c o n s i s t s  of a l a r g e  drum memory and 
a dedicated channel p rocesso r .  The two combine t o  provide t h e  backing s t o r e  
f o r  t h e  v i r t u a l  memory system. The drum provides  s t o r a g e  f o r  4096 pages,  
arranged 16 pages t o  a drum circumference and 256 pages t o  the  drum width wi th  
f i x e d  heads f o r  each t r a c k .  The drum channel queues r eques t s  i n  16 s e p a r a t e  
queues,  one queue f o r  each set of 256 pages t h a t  come under t h e  r e a d / w r i t e  
heads a t  once. This allows f o r  optimum average page access t i m e s  under heavy 
page t r a f f i c  cond i t ions .  
PAGING DRUM 
The paging drum PDRUM is a paging drum con ta in ing  4096 pages s t o r e d  
word-paral le l  i n  256 bands,  c a l l e d  channels around t h e  circumference of t h e  
drum, 16 pages t o  a band. Each page occupies one-sixteenth of t he  drum c i r -  
c u d e r e n c e ,  c a l l e d  a s e c t o r .  As t h e  pages are s t o r e d  word p a r a l l e l ,  t h e r e  are 
16K b i t s  p e r  t r a c k ,  and 48 r ead /wr i t e  heads p e r  channel.  A t  any one tines t h e  
drum address  can select one of t h e  256 channels bu t  m u s t  w a i t  f o r  t h e  a p p r o p r i a t e  
s e c t o r  t o  come under t h e  heads i n  o r d e r  t o  read t h e  d e s i r e d  page. 
The paging drum is  desc r ibed  below as a two dimensional memory PDRUM 
addressed by r e g i s t e r s  CHANNEL and CWORD and r e t u r n i n g  a 48-bit word i n  drum 
b u f f e r  r e g i s t e r  DBR, Each t i m e  DBR is a v a i l a b l e  f o r  r ead ing  o r  w r i t i n g  t h e  
b u f f e r  status r e g i s t e r  BS is set t o  1, every t i m e  a page has  been t r a n s f e r r e d ,  
t h e  r e g i s t e r  PAGE1 i s  set t o  1. 
i f  RW is set t o  0 ,  a drum w r i t e  i f  RW i s  set t o  1. I f  no page is  t o  b e  t r a n s -  
Read/write r e g i s t e r  RW i n d i c a t e s  a drum read 
f e r r e d ,  DACTV is set eo  0 ,  else i t  is set t o  1. \ 
Comment paging drum conf igu ra t ion  
Memory 
R e g i s t e r  CHANNEL ( 1-8) $channel address  
PDRUM( CHANNEL CWORD)=PDRUM(O-255,0-B6 383,l-4 8) 
44 
CWORD(1-14) , $drum channel address  
DBR(1-48), $drum b u f f e r  r e g i s t e r  
DACTV $drum active r e g i s t e r  
RW 9 $drum r e a d f w r i t e  r e g i s t e r  
BS 9 $buf fe r  status i n d i c a t o r  
PAGEI $page complete i n d i c a t o r  
S u b r e g i s t e r ,  CWORD(SECT)=CWORD(1-4) I) 
CWORD (P COUNT) =CWORD (5 -1 4) 
Figure 3-7 shows t h e  sequence c h a r t  f o r  t h e  paging drum. A s  t h e  drum 
ope ra t ion  i s  c i r c u l a r ,  s o  t h e  sequence of ope ra t ions  i n  t h e  c h a r t  is  c i r c u l a r .  
Although no t r a n s f e r s  are made i f  DAGTV i s  0 ,  t h e  drum keeps r o t a t i n g ,  r ep resen ted  
by t h e  counting ope ra t ion  on CWORD. When r ead ing  from drum, BS set  t o  1 in -  
d i c a t e s  DBR i s  f u l l ,  w h i l e  when w r i t i n g  t o  drum, BS set t o  1 i n d i c a t e s  DBR 
i s  empty. When CWORD(PC0UNT) becomes z e r o ,  a page has  been swapped i n  o r  o u t ,  
and the  r e g i s t e r  PAGEI is  tu rned  on t o  i n d i c a t e  t h i s .  A t  t h i s  t i m e  DACTV is  
set  t o  zero;  t h e r e f o r e ,  i n  t h e  t i m e  i t  t akes  t h e  drum t o  r o t a t e  between words,  
t h e  paging drum channel m u s t  reset CHANNEL, RW, and DACTV and poss ib ly  load  
DBR. 
PAGING DRUM CJUNNEL 
The paging drum channel is de f ined  h e r e  as a dedicated p rocesso r  t h a t ,  
i n  a d d i t i o n  t o  swapping pages t o  and from memory, maintains  queues of r e q u e s t s  
i n  t h e  page t a b l e  memory -- one f o r  each drum s e c t o r g  and, as a drum s e c t o r  
comes under t h e  r e a d f w r i t e  heads 
f i r s t  r e q u e s t  i n  t h a t  s e c t o r  queue, Upon completion o f  a page t r a n s f e r ,  an 
i n t e r r u p t  i s  i s s u e d  t o  the  CPU i n  o rde r  t o  release t h e  t a s k  and/or  page await- 
i n g  t h e  r e q u e s t  * 
f t  i n i t i a t e s  t h e  r e a d f w r i t e  i n d i c a t e d  by t h e  
\ 
The channel conf igu ra t ion ,  descr ibed below i n  CDL, is centered around 









Figure 3-7 Sequence chart for paging drum 
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r e g i s t e r  SEC, and the l i s t h e a d  b u f f e r  LISTS, addressed by r e g i s t e r  SECTORS. 
Comment paging drum channnel conf igu ra t ion  
Memory, COM(SEC)=COM(O-l5,1-64) $command memory 
LISTS (SECTORS) =LISTS (0-15 >1-12) $po in te r s  t o  queued r eques t s  
R e g i s t e r  , SEC(1-4) 






PAGPOST( 1-6) , 
CHANNEL (1-8) , 
CWORD(1-14), 
COUNT(1-10) 












$address  r e g i s t e r  f o r  command memory 
$address  r e g i s t e r  f o r  l i s t - h e a d  memory 
$buf fe r  r e g i s t e r  f o r  command memory 
$page t a b l e  b u f f e r  r e g i s t e r  ( f o r  paging channel) 
$page t a b l e  list r e g i s t e r  
$page tab le s emaphor 
$page pos t ing  i n a i c a t o r  
$page pos t ed  
$channel address  r e g i s t e r  
$channel word addres s  r e g i s t e r  
$word counter  
$main memory address  r e g i s t e r  ( f o r  paging channel) 
$ m a i n  memory b u f f e r  r e g i s t e r  ( f o r  paging channel) 
$drum b u f f e r  r e g i s t e r  
$main memory r e a d / w r i t e  r e g i s t e r  ( f o r  paging channel) 
$drum r e a d l w r i t e  r e g i s t e r  
$drum active r e g i s t e r  
$buf fe r  s t a t u s  r e g i s t e r  
$page complete r e g i s t e r  
$page t r a n s f e r  d i r e c t i o n  
$page f o r  which i n t e r r u p t  occur red  
$main memory access r e g i s t e r  
$CPU i n t e r r u p t  r e g i s t e r  
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S u b r e g i s t e r  C D (C RWC CHAN ,PGE FIRSTWORD) =COMMAND (1,2 3-10 11- 16 ,17-6 4) , 
PTL(FP ,LP)=PTL(1-6,7-12) 
MAD= (BLOCK,WRD)=MADFQ(1-6 7-16) 
INTERRUPT(PAGE)=INTERRUPT(4) ~ 
CWORD(SECT ,CO~T)=CWORD(1-4,5-~4~ ~ 
INTERRUPT (DRUMPAGE)=INTERRWT(lO) ~ 
PTR2 (CH,SEC,ROW)=PTR2(54-61962-65 ,66) 
Each drum s e c t o r  has  an a s s o c i a t e d  queue of page r eques t s .  The f i r s t  r e q u e s t  
on t h e  queue (the n e x t  t o  b e  s e r v i c e d )  is maintained i n  a command b u f f e r  l o -  
c a t i o n .  
t a b l e  memory PAGETABLE, and t h i s  l i s t  i s  i d e n t i f i e d  by a 12-bi t  l ist  head which 
p o i n t s  t o  t h e  f i r s t  and l a s t  e n t r i e s  on the l i s t  and is  e t o r e d  4n t h e  l i s t h e a d  
memory LISTS. 
access t h e  command memory. Address r e g i s t e r  SECTORS, l i s t h e a d  b u 6 f e r  r e g i s t e r  
PTL, page t a b l e  access r e g i s t e r  PTSEM and page tab le  b u f f e r  r e g i s t e r  PTR2 are 
used t o  access t h e  p a g e t a b l e  and l i s t h e a d  memories. 
and CWORD, b u f f e r  r e g i s t e r  DBR, and status r e g i s t e r s  PAGET, RW, DACTV, and BS 
are used t o  access drum memory. Address r e g i s t e r  MADW b u f f e r  r e g i s t e r  SBR2, 
r e a d / w r i t e  r e g i s t e r  RW2 
Reg i s t e r s  INTERRUPT, PAGINT, and PTRAN are used t o  n o t i f y  the CPU o f  a oom- 
p l e t e d  page t r a n s f e r  and/or  e r r o r .  
CPU t o  p o s t  a page r e q u e s t  with t h e  drum channel.  Counter COUNT is used t o  
compute t h e  memory pageword address  and t o  check f o r  complete page t r a n s f e r s  .,
The rest o f  t h e  r eques t s  are l i n k e d  i n  a doubly-lfnked l i s t  i n  t h e  page- 
Buf fe r  r e g i s t e r  COMMAND and address  r e g i s t e r  SEC are used t o  
Address re8lsters CHANNEL 
and access r e g i s t e r  MA are used t o  access main memory. 
R e g i s t e r s  POST and PAGPOST are used by t h e  
Figure 3-8 d i s p l a y s  t h e  format of t h e  CO P and PTL b u f f e r  
r e g i s t e r s .  I f  t h e  command word con ta ins  i n  COMMAND i s  useful (i.e. has n o t  
been used ) ,  then C is se t  t o  1, RWC i n d i c a t e s  t h e  r e a d / w r i t e ,  CHAN con ta ins  t h e  
drum channel ( t h e  command word addres s  is t h e  s e c t o r  number) , PGE con ta ins  t h e  
main memory page addres s ,  and i n  t h e  case of a drum wri te  FIRSTWORD con ta ins  t h e  
\ 
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1 1  8 6 48 b i t s  
C=O i f  page has been  swapped 
=1 i f  page has n o t  been swapped 
RWC=O, i f  page is  t o  b e  swapped in  (read) 
=1, i f  page i s  t o  b e  swapped o u t  ( w r i t t e n )  
CHAN= drum channel addres s  of  page 
PGE= memory page address  t o  b e  swapped 




FP= f i r s t  page of queue of  t h i s  s e c t o r  
LP= las t  page of  queue f o r  t h i s  s e c t o r  
F ig ,  3-8 Format of COMMABD and r e g i s t e r s  
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f i r s t  word of the page t o  b e  swapped. R e g i s t e r  PT% h a s  t h e  s t a n d a r d  page l i s t -  
head format. 
Table 3-6 p r e s e n t s  t h e  procedure cal ls  a s s o c i a t e d  with t h e  paging drum 
channel. The f i r s t  t h r e e  ( p u t p t s  g e t p t ,  loadpagedescr iptor)  are used as 
shorthand f o r  t h e  sequence c h a r t  i n  F igu re  3-11, They r e p r e s e n t  s l i g h t l y  a l t e r e d  
forms of sequen-ce charts a l r eady  p resen ted ,  i n  F igu re  3-5a9 3-5b, and 3-4a, 
r e s p e c t i v e l y .  
u s e f u l  h e r e  i n  i n d i c a t i n g  how t h e  CPU p o s t s  a page r e q u e s t  w i t h  t h e  drum channel.  
The sequence cha r t  appears i n  Fig.  3-9. It should b e  noted t h a t  t h e  l o g i c  
does n o t  allow a page r e q u e s t  t o  b e  l o s t  i f  t h e  channel cannot hhndle  a previous 
r e q u e s t  b e f o r e  t h e  n e x t  r e q u e s t  i s  made. In  t h i s  c a s e ,  t h e  CPU "hangs up" 
( i * e . ,  loops u n t i l  t h e  previous r e q u e s t  i s  hand led ) ,  
The queuerequest procedure w i l l  b e  used i n  s e c t i o n  4 .3 ,  b u t  i s  
Figure 3-10 p r e s e n t s  a d e s c r i p t i v e  flow c h a r t  of t h e  sequence c h a r t  
p re sen ted  i n  Fig.  3-11. The r eade r  is  urged t o  s tudy t h e  d e t a i l s  o f  3-11 
c a r e f u l l y .  I n  p a r t i c u l a r ,  i t  should b e  no ted  t h a t  once a new channel  command 
i s  i n i t i a t e d ,  two processes  occur i n  p a r a l l e l :  t h e  l e f t -hand  subsequence (be- 
ginning wi th  the DAmV branch)  hand les  t h e  page swapping, and t h e  right-hand 
subsequence (beginning wi th  SECXORStSEC) loads  t h e  command b u f f e r  with t h e  n e x t  
command f o r  t h e  c u r r e n t  s e c t o r ,  i f  t h e r e  i s  one, and t h e n  cycles  and w a i t s  f o r  
page r e q u e s t s  t o  b e  posted by t h e  QeU, 
I n  t h e  right-hand subsequence, t h e  f i r s t  s t e p  is t o  check t h e  list- 
head of t h e  c u r r e n t  s e c t o r  t o  see i f  t h e  l ist  is  empty (PTL(FP)=O). I f  i t  i s ,  
then t h e  completion b i t  ( C O M D ( C ) )  is set  t o  z e r o ,  i n d i c a t i n g  t h a t  t h e r e  is 
no command f o r  t h i s  s e c t o r ,  However, i f  t h e  l i s t  is no t  empty, t h e n  t h e  f i r s t  
e n t r y  on t h e  l i s t  po in ted  t o  by PTL is removed (getpt(PG,PTL,PTR2)), and t h e  \ 
command b u f f e r  i s  loaded with t h e  memory page address  (PG), channel address  
(PTRZ(CH)) and r ead /wr i t e  i n d i c a t o r  (PTR2(ROW)) I f  t h i s  i s  a w r i t e  t o  drum 
(PTR2(ROW)=1) then i n  a d d i t i o n  t h e  f i r s t  word of the page i s  loaded t o  t h e  
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, procedure c a l l  1 cDL d e s c r i p t i o n  
F igure  3-5 (a )*  
. .  
Figure  3-5 (b) * 
oadpagedescr iptor(page ,PTR2) F igure  3-4(a) * 
ueue r eques t  (page) Figure 3-9 
I ! i 
-- 
explanat  ion  
place page page on t h e  queue PTL : 
using PTR2 as a b u f f e r  r e g i s t e r  ' 
L 
g e t  the f i r s t  page page on queue 
j PTL and leave a copy i n  PTR2 
! Load PTR2 wi th  a copy of page 
d e s c r i p t o r  page 
queue page gage f o r  swapping 
* except s u b s t i t u t e  PTR2 f o r  PTR; swi tch  PTSEM(1) and PTSEM(2) 
Table 3-6 Procedure C a l l  f o r  Paging Drum Channel 
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start 
Figure 3-9 queue request(page) 
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! - 1 
yes 
w5as no 
i no A 
A ,. 
_ . -  Yes I. 
\ 
Figure 3-10 Desc r ip t ive  flow c h a r t  of paging drum channel 
Flsure 3-11 Soqwnco chdr't for tha peplnp drum channel 
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command b u f f e r .  This reduces t h e  amount of t i m e  r equ i r ed  t o  i n i t i a t e  t h e  page 
swap on t h e  n e x t  drum r e v o l u t i o n ,  Once the  command word has  been reloaded t o  
t h e  command b u f f e r  memory, t h e  subsequence monitors the POST r e g i s t e r .  I f  
t h e  CPU p o s t s  a page r e q u e s t ,  t h e  subsequence checks t o  see i f  t h e  command 
b u f f e r  e n t r y  f o r  t h a t  s e c t o r  has  its C s u b r e g i s t e r  set t o  zero.  I f  s o ,  then 
t h i s  new page r eques t  is  loaded d i r e c t l y  t o  t h e  command b u f f e r ,  else it is 
added t o  t h e  list of page r eques t s  f o r  a i s  s e c t o r .  
The lef t -hand subsequence i n t e r f a c e s  with t h e  sequence c h a r t  i n  
Figure 3-7 ( the  drum sequence).  I f  a page is t o  b e  t r a n s f e r r e d  (DACTVSO), 
then i f  RW=O &he t r a n s f e r  is  from drum t o  memory, else (RW=1) t h e  t r a n s f e r  is 
from memory t o  drum. I n  the  former case (drum t o  memory), when t h e  drum s i g -  
n a l s  t h e  b u f f e r  (DBR) has  been loaded (BS=l) then t h e  word is w r i t t e n  t o  t h e  
main memory. The ear l ier  test on MA(2) a s su res  us t h a t  t he  previous memory 
w r i t e  w a s  compiled. I n  t h e  case of a t r a n s f e r  from memory t o  drum, t h e  f i r s t  
word is Already i n  DBR and the sequence s i g n a l s  t h e  memory t o  l o a d  SBR2 wi th  
t h e  nex t  word, w a i t s  f o r  t h e  drum t o  signal t h e  completion of t h e  t r a n s f e r  (BS=1) 
and then r e l o a d s  DBR. A t  t h e  completion of each one-word t r a n s f e r ,  t h e  PAGE1 
r e g i s t e r  is checked t o  see i f  t he  drum has  reached a page boundary. I f  n o t  
t h e  COUNT r e g i s t e r  i s  incremented and ano the r  word i s  t r a n s f e r r e d .  I f  s o ,  t h e n  
t h e  subsequence tests t o  see i f  a complete page w a s  t r a n s f e r r e d  (COUNT add 
RW = 1023) .  This cur ious equa t ion  is a r e s u l t  of t h e  f a c t  t h a t  on a t r a n s f e r  
from memory t o  drum (RW=1) t h e  subsequence passes  through t h e  loop one t i m e  
less (as DBR i s  loaded b e f o r e  t h e  loop i s  e n t e r e d ) .  
Upon completion of a page swap, r e g i s t e r  PTRAN i s  set t o  i n d i c a t e  t h e  
\ 
s t a t u s  : (a) no swap (PTRAN=O) ‘r (b) page read t o  main memory (PTRAN=l) (c) 
page w r i t t e n  t o  drum (PTRAN=2) o r  (d) incomplete swap (PTRAN=3) ; r e g i s t e r  
PAGINT i s  loaded wi th  t h e  page address  of t h e  page swapped, and i n t e r r u p t  sub- 
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r e g i s t e r  INTERRWT(PAGE) is  set t o  one.. 
3.5 I n t e r r u p t  and t h e  CPU 
The phys ica l  conf igu ra t ion  of t h e  c e n t r a l  p rocess ing  u n i t  (CPU) is  
pu rpose fu l ly  l e f t  undefined, except f o r  the addres s ing  and i n t e r r u p t  hand l ing  
connected w i t h - t a s k  schedul ing.  I n  d e f i n i n g  t h e  CPU f u r t h e r ,  t h e  t o p i c  would 
b e  broadened and, at t h e  same t i m e ,  r e s t r i c t e d  unnecessa r i ly .  Indeed,  t h e  
address  format desc r ibed  i n  s e c t i o n  3.2 makes assumptions about i n d i r e c t  address- 
i ng  and indexing,  although merely intended t o  b e  exemplary! 
Table 3-7 lists t h e  INTERRUPT s i n g l e - b i t  sub reg i s  ters and t h e i r  i n -  
t e r p r e t a t i o n ,  
blocking i n t e r r u p t  b i t s ,  a page i n t e r r u p t  b i t ,  a t a s k  completion b i t ,  t a s k  sus- 
pension b i t s  and va r ious  e r r o r  i n t e r r u p t  b i t s ,  
These inc lude  an i n t e r v a l  t i m e r  i n t e r r u p t  b i t ,  b lock ing  and un- 
A t  t h i s  p o i n t  i t  is i n s t r u c t i v e  t o  r ega rd  F igu re  3-1 once a g a i n ,  which 
d i s p l a y s  t h e  r e g i s t e r s  w i th  which t h e  subsystems inter-communicate. The rela- 
t i o n s h i p  of t h e  page tab le ,  main memory and paging d r m  with t h e  paging drum 
channel has  now been de f ined .  
s h a r i n g  of t h e  page tab le  and,main memories via t h e  MA and PTSEM access r e g i s t e r s  
has  been o u t l i n e d .  
I n  a d d i t i o n ,  t h e  p rocesso r s '  mutually e x c l u s i v e  
The p r i m i t i v e  procedure cal ls  de f ined  i n  t h i s  s e c t i o n  w i l l  b e  used i n  
t h e  n e x t  s e c t i o n ,  i n  which t h e  l o g i c a l  s t r u c t u r e  o f  t h e  memory addres s ing ,  










deac tr  1 ( INTERRUPT ) 
susp(1NTERRUPT) 







CDL d e s c r i p t i o n  
INTERRUPT (TIMER) = INTERRUPT (1) 
INTERRUPT (BLOCKED)=INTERRUPT (2) 
INTERRUPT (TJNBLOCKED)=INTERRUPT( 3) 
INTERRUPT (PAGE) =INTERRUPT ( 4 )  
INTERRUPT (COWLETE)=INTERRUPT (5) 
INTERRUPT (DEACTPW)=INTERRUPT ( 6 )  
INTERRUPT (DEACTRL) =INTERRUPT ( 7) 
INTERRUPT ( SUSP ) =INTERRUPT ( 8) 
INTERRUPT(ADDRESSFAULT)= 
INTERRUPT (9) 
INTERRUPT (DRUP1PAGE) = 
INTERRUPT (10) 
exp lana t ion  
i n d i c a t e s  i n t e r v a l  t i m e r  
has  gone t o  z e r o  
i n d i c a t e s  t h e  c u r r e n t  t a s k  
has  been blocked 
i n d i c a t e s  a t a s k  may b e  un- 
blocked 
i n d i c a t e s  a page h a s  been 
swapped ( i n  o r  o u t )  
i n d i c a t e s  t h e  c u r r e n t  t a s k  
has  completed 
i n d i c a t e s  c u r r e n t  t a s k  
should b e  d e a c t i v a t e d  t o  
t h e  page w a i t  l i s t  
i n d i c a t e s  cu r ren t  t a s k  should  
bb d e a c t i v a t e d  t o  ready l i s t  
i n d i c a t e s  c u r r e n t  t a s k  should 
b e  suspended b u t  n o t  deac- 
t i v a t e d  
i n d i c a t e s  an address  f a u l t  
( e r r o r  cond i t ion )  
i n d i c a t e s  an incomplete  page 
t r a n s f e r  ( e r r o r  cond i t ion )  
Table 3-7 I n t e r r u p t  s u b r e g i s t e r s  
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4 I SYSTEM DESCRIPTION 
'Ibis s e c t i o n  p r e s e n t s  t h e  d e t a i l e d  d e s c r i p t i o n  of t h e  v i r t u a l  memory 
addres s ing ,  t a s k  schedul ing and memory management a The d e s c r i p t i o n  i s  pre- 
s en ted  i n  ALGOL. Except f o r  t h e  d e s c r i p t i o n  of t h e  system t a s k  (Procedure 
4-27) , t h e  ALGOL d e s c r i p t i o n s  r ep resen t  microprograms and/or  hardwired sequences 
t h a t  c o n t r o l  t he  fetch-execute  cyc le ,  address  t r a n s l a t i o n ,  memory a c c e s s ,  
and i n t e r r u p t  processing.  S p e c i f i c a l l y ,  the hardware sequences desc r ibed  
i n  s e c t i o n  3 are considered t o  be procedures and are r e f e r r e d  t o  i n  s t anda rd  
ALGOL fash ion .  F i e l d s  of r e g i s t e r s  are r e fe renced  as f u n c t i o n  procedures 
wi th  t h e  r e g i s t e r  appearing as an argument of t h e  procedure s t a t e m e n t .  No- 
t a t i o n a l l y  t h r e e  conventions are adopted : 
(1) ALGOL d e l i m i t e r s  are rep resen ted  lower-case and underl ined 
( e .g . ,  procedure,  beg in ,  end, if, t h e n ,  else,  e t c . )  
(2) procedure names ( i n  both d e c l a r a t i o n s  and s t a t emen t s )  are i n  
lower-case , 
(3) v a r i a b l e s  are i n  upper-case. 
The d a t a  s t r u c t u r e s  f o r  t h e  t a s k  lists and procedures t h a t  manipu- 
l a t e  t h e  d a t a  s t r u c t u r e s  are presented f i r s t ,  followed by d e s c r i p t i o n s  of 
miscel laneous procedures and f i n a l l y  t h e  system algori thm. 
4.1 Data S t r u c t u r e s  
The d a t a  s t r u c t u r e s  used i n  t h e  v i r t u a l  memory subsystem c o n s i s t s  of 
two types :  l ists  of t a s k  d e s c r i p t o r s  and lists of page d e s c r i p t o r s .  The 
lists of page d e s c r i p t o r s  have been desc r ibed  p rev ious ly  i n  t h e  memory manage- 
ment d e s c r i p t i o n  ( s e c t i o n  3 . 3 ) .  Task d e s c r i p t o r s  r e s i d e  i n  main memory, and 
c o n s i s t  of a b lock  of words con ta in ing  p o i n t e r s  t o  t h e  previous and fol lowing 
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4 .  SYSTEM DESCRIPTION 
This  s e c t i o n  p r e s e n t s  t h e  d e t a i l e d  d e s c r i p t i o n  of t h e  v i r t u a l  memory 
addres s ing ,  t a s k  schedul ing,  and memory management. The d e s c r i p t i o n  i s  pre- 
s en ted  i n  ALGOL. 
4-27)  , t h e  ALGOL d e s c r i p t i o n s  r ep resen t  microprograms and/or  hardwired sequences 
t h a t  c o n t r o l  t he  fetch-execute  c y c l e ,  address  t r a n s l a t i o n ,  memory a c c e s s ,  
and i n t e r r u p t  processing.  S p e c i f i c a l l y  , the hardware sequences desc r ibed  
i n  s e c t i o n  3 are considered t o  be procedures and are r e f e r r e d  t o  i n  s t anda rd  
ALGOL fash ion .  F i e l d s  of r e g i s t e r s  are re fe renced  as f u n c t i o n  procedures 
wi th  t h e  r e g i s t e r  appearing as an argument of t h e  procedure s t a t emen t .  No- 
t a t i o n a l l y ,  t h r e e  conventions are adopted: 
Except f o r  the d e s c r i p t i o n  of t h e  system t a s k  (Procedure 
(1) ALGOL d e l i m i t e r s  are rep resen ted  lower-case and underl ined 
(e .g . ,  procedure,  beg in ,  e, if, t h e n ,  else,  e t c . ) ,  
(2) procedure names ( i n  both d e c l a r a t i o n s  and s t a t emen t s )  are i n  
lower-case, 
(3) v a r i a b l e s  are i n  upper-case. 
The d a t a  s t r u c t u r e s  f o r  t h e  t a s k  lists and procedures t h a t  manipu- 
l a t e  t h e  d a t a  s t r u c t u r e s  are p resen ted  f i r s t ,  followed by d e s c r i p t i o n s  of 
miscel laneous proceclures , arid f i n a l l y  t h e  system algori thm. 
4 . 1  Data S t r u c t u r e s  
The d a t a  s t r . u c t u r e s  used i n  t h e  v i r t u a l  memory subsystem c o n s i s t s  of 
two types:  l ists  of t a s k  d e s c r i p t o r s  and lists of page d e s c r i p t o r s .  The 
lists of page d e s c r i p t o r s  have been desc r ibed  p rev ious ly  i n  t h e  memory manage- 
ment d e s c r i p t i o n  ( s e c t i o n  3 . 3 ) .  Task d e s c r i p t o r s  r e s i d e  i n  main memory, and 
c o n s i s t  of a b lock  of words con ta in ing  p o i n t e r s  t o  t h e  previous and fol lowing 
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t a s k s  i n  t h e  l i s t  , working set information,  p r i o r i t y  in fo rma t ion ,  s chedu l ing  
information,  a copy of t h e  t a s k ' s  p o r t i o n  of t h e  t r a n s l a t i o n  memory, a b u f f e r  
f o r  i t s  copy of t he  r e g i s t e r s ,  a p o i n t e r  t o  i t s  set of active pages on t h e  
page t a b l e  l i s t ,  and, i f  t h e  t a s k  i s  blocked,a p o i n t e r  t o  i t s  set of  locked- 
i n  pages. There are f i v e  t a s k  l ists ,  ea& p a i r e d  with a hardware r e g i s t e r  
con ta in ing  a p o i n t e r  t o  t h e  f i r s t  t a s k  d e s c r i p t o r  i n  t h e  l i s t  and a count 
of t h e  number of t a s k  d e s c r i p t o r s  on the list: 
(a )  read l i s t  (po in te r  r e g i s t e r  READYLIST). A doubly-linked l i s t  of 
t a s k s  t o  b e  a c t i v a t e d  when space  exists i n  memory f o r  t h e i r  work- 
i n g  sets. 
(b) running l i s t  (po in te r  r e g i s t e r  RUNLIST). A c i r c u l a r ,  doubly- 
l i nked  l i s t  of t a s k s  t h a t  are being processed i n  round-robin 
f a sh ion  (i.e. , active t a s k s ) .  
( c )  blocked l i s t  ( p o i n t e r  r e g i s t e r  BLOCKLTST). A doubly-linked l i s t  
of t a s k s  awa i t ing  completion of ano the r  t a s k  (e.g. , an 1/0 re- 
ques t )  . 
(d) page w a i t  l i s t  ( p o i n t e r  r e g i s t e r  PAGEWAIT). 
awai t ing completion of a page w r i t e  s o  t h a t  t hey  may access 
t h e  page. 
A queue o f  t a s k s  
( e )  t a s k  complete l i s t  ( p o i n t e r  r e g i s t e r  COME'LETELIST) L i s t  of 
complete t a s k s .  
The CDL d e s c r i p t i o n  o f  t h e  p o i n t e r  r e g i s t e r s  and s u b r e g i s t e r s  appears below. 
Comment, t a s k  d e s c r i p t o r  l i s t  p o i n t e r s  
Reg i s t e r  , READYLIST (1-24) , $ready l ist  
RUNLIST(1-24), $running l i s t  
PAGEWAIT (1-24 ) $page w a i t  l is t  
BLOCKLIST(1-24) , $blocked l i s t  
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COMPLETELIST (1-24) $completed t a s k  l i s t  
Subregis ter ,  READYLIST(NUMBER,F)=READYLIST(1-8,9-24) , 
RUNLIST (NUMBER F)=RUNLIST (1- 8,9 -24 ) , 
PAGEWAIT (NUMBER ,F)=PAGEWAIT( 1-8,9 -24) , 
BLO CKL I S T (NUMBER , F ) = BLO CKL I S T ( 1 - 8,9 -2 4 ) , 
COMPLETELIST (NUMBER ,F)=COME'LETELIST (1-8 $9-24) , 
The page l i s t  p o i n t e r s  have a s u b r e g i s t e r  NUMBER ( e . g . ,  READYLIST(NUMBER)) 
which con ta ins  a count of t h e  number of e n t r i e s  on t h e  l i s t ,  and a subreg i s -  
ter F (e .g . ,  READYLIST(F)) which con ta ins  t h e  p h y s i c a l  address  of t h e  f i r s t  t a s k  
d e s c r i p t o r  on t h e  l i s t .  The f u n c t i o n  procedures f o r  accessing t h e  con ten t s  
o f  t h e s e  s u b r e g i s t e r s  are shown i n  Table 4-1. 
Rather than d e s c r i b e  t h e  format of  t h e  t a s k  d e s c r i p t o r  b l o c k ,  a l i s t  
of i t s  con ten t s  is shown i n  Table 4-2. The list c o n s i s t s  of a func t ion  procedure 
name with which t o  access a f i e l d  of t h e  t a s k  b lock ,  t h e  m i n i m u m  s i z e  of t h e  
f i e l d  ( i n  b i t s ) ,  and an exp lana t ion .  These f i e l d s  are concerned wi th  t iming  
( a c t i v e  t i m e  , quantum, i n t e r v a l  v a l u e ) ,  working set  s i z e s  (wssize,  wsold) , page 
t a b l e  l i s ts  ( t a s k l i s t ,  l o c k e d i n l i s t )  , t r a n s l a t i o n  memory (tmcount, s a c t  , swkey, 
x, sres, s b l k ,  s d p ) ,  and t a s k  and page s t a t u s  , (blkd,  key,  r e s i d e n t ,  f i r s t  r e q u e s t ,  
d e s i r e d  v i r t u a l  page). Two f i e l d s  l i n k  t h e  t a s k  t o  o t h e r  t a s k s  i n  t h e  l i s t  (next- 
- 9  t a s k  p rev ious  t a sk )  . 
A l l  t a s k  lists are s t o r e d  as c i r c u l a r ,  doubly-linked l ists  and are 
thought of as queues (i.e. , having a f r o n t  and a back) .  The t a s k  l i s t  p o i n t e r  
p o i n t s  t o  t h e  f r o n t  of t h e  l ist  and t h e  p rev ious  t a s k  f i e l d  of t h e  f i r s t  t a s k  
d e s c r i p t o r  p o i n t s  t o  t h e  back of t h e  l i s t .  Four procedures (Procedures 4-1, 
4-2, 4-3, 4-4) d i s p l a y  procedures f o r  o p e r a t i n g  on t h e  t a s k  l ists .  Procedure 
,ge t task  (4-1) detaches t h e  f i r s t  t a s k  d e s c r i p t o r  from a s p e c i f i e d  l i s t  and re- 
t u r n s  t h e  address  of t h e  t a s k  d e s c r i p t o r .  Procedure p u t t a s k  (4-2) a t t a c h e s  
a s p e c i f i e d  t a s k  t o  t h e  end of a s p e c i f i e d  l ist .  Procedures g e t n e x t t a s k  (4-3) 
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t ( F )  
I 
i
f u n c t i o n  CDL des cr i p  t i o n  explanat  i on  
I 
number ( t )  
f ( t )  
I 
f i r s t  t a s k  on t h e  t a s k  l i s t  ident i - '  
I 
-7 i 
number of e n t r i e s  i n  t h e  t a s k  l i s t  I t (IWMBER) , i d e n t i f i e d  by r e g i s t e r  t *  
AXLIST, RUNLIST, PAGEWAIT, BLOCKLIST, or 
COMPLETELIST 
Table 4-1 Function procedures f o r  t a s k  l i s t  p o i n t e r s  
6 1  
func t ion  procedure name min 
s i z e  
1) a c t i v e  t i m e  (T) 
2) quantum (T) 
3) i n t e r v a l  va lue -  (T) 
1 4) wss i ze  (T) 
1 5) wsold (T)  
j 6) t r a n s l a t i o n  memory 
f sact (P ,T) 
1 
I swlay (P ,T )  
1 SWP (P ,T)  
I 
i 
sres (P ,T) 
s b l k  (P T) 
sdp (P,T) 
7)  t a s k l i s  t (T) 
8) d e s i r e d  v i r t u a l  page (T: 
9)  locked i n  l i s t  (T) 
) f i r s t  r e q u e s t  (T) 
' 11) r e s i d e n t  (T) 
12) key (TI 
13) b lkd  (T) 
i 
I 1 4 )  tmcount (T) 
I 15) n e x t t a s k  (T) 












1 2  
8 








exp lana t ion  
~~ 
e lapsed  p rocess ing  t i m e  s i n c e  t a s k  w a s  made active 
quantum of p rocess ing  time a l l o c a t e d  t o  t h e  t a s k  
remaining t i m e  i n  t h e  c u r r e n t  b u r s t  i n t e r v a l  
c u r r e n t  working set s i z e  f o r  t a s k  
working se t  s i z e  a t  terminat ion of l a s t  a c t i v e  pe r iod  
a set f o r  each t r a n s l a t i o n  memory e n t r y  
a c t i v e  f l a g  -7 
Page key 
write protect 
res i d e n t  f l a g  
1 f o r  v i r t u a l  page P of t a s k  T 
/ 
I 
memory page i 
I 
drum address  d' 
page l i s t  p o i n t e r s  f o r  t a s k  T 
most r e c e n t l y  requested v i r tua l  page 
l i s t  p o i n t e r s  f o r  pages locked-in during a p rocess  
b lock  
f i r s t  v i r t u a l  page necessary t o  activate t a s k  T 
f l a g  s i g n a l l i n g  t h a t  t he  t a s k  i s  r e s i d e n t  
page key f o r  t a s k  T 
f l a g  i n d i c a t i n g  t h e  t a s k  h a s  act ive pages b u t  is 
suspended from p rocess ing  await ing a page o r  t a s k  
unblocking 
number of t r a n s l a t i o n  memory l o c a t i o n s  
j n e x t  t a s k  i n  t h e  l i s t  






Table 4-2 Task f i e l d  f u n c t i o n s  
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p o i n t s  t h e  t a s k l i s t  p o i n t e r  f o r  a s p e c i f i e d  l ist  at  the n e x t  t a s k  i n  t h e  t a s k  
l i s t  and r e t u r n s  the  addres s  of t h a t  t a s k  d e s c r i p t o r .  Procedure de t ach ta sk  
( 4 - 4 ) ,  detahces a s p e c i f i e d  t a s k  from a s p e c i f i e d  l i s t .  
4 .2  P r i m i t i v e  Procedures and Global Var i ab le s  
The hardware components of t h e  v i r t u a l  memory system are p resen ted  
i n  s e c t i o n  3 i n  CDL. I n  o r d e r  t o  make use of t he  hardware r e g i s t e r s  and micro- 
i n s t r u c t i o n  sequences presented t h e r e ,  s u i t a b l e  ALGOL coun te rpa r t s  are assigned.  
Reg i s t e r s  are def ined as g l o b a l  v a r i a b l e s ,  and appear i n  Table  4-3. Micro- 
i n s t r u c t i o n  sequences are a s s igned  procedures names, w i t h  most of t h e  r e l e v a n t  
v a r i a b l e s  ( r e g i s t e r s )  appearing as format parameters.  Table 4-4 summarizes 
those  procedures p rev ious ly  def ined.  Subregis ters are de f ined  as f u n c t i o n  
procedures.  A l i s t  of r e g i s t e r s  f o r  which func t ion  procedures are de f ined  
appears i n  Table 4-5. 
I n  a d d i t i o n ,  t h e r e  are a number a f  procedures t h a t  perform simple 
func t ions  t h a t  o p e r a t e  on the  con ten t s  of main memory and use the procedures 
def ined i n  Table 4-4 o r  perform b a s i c  ope ra t ions  on p i e c e s  of hardware not 
desc r ibed  completely (e .g. t h e  i n t e r v a l  t imer )  o r  perform necessa ry  ope ra t ions  
t h a t  can b e  descr ibed wi thou t  s p e c i f y i n g  d e t a i l e d  ope ra t ion .  These procedures 
are l i s t e d  i n  Table 4-6. 
t a s k  w e r e  p re sen ted  i n  s e c t i o n  4-1 and manipulate the t a s k  d e s c r i p t o r s  i n  t h e  
va r ious  l ists ,  Two procedures ,  load state v e c t o r  ( 4 - 5 )  and unload s ta te  vec- 
- t o r  ( 4 - 6 ) ,  l o a d  and unload a t a s k ' s  r e g i s t e r  set and t r a n s l a t i o n  memory. 
are each made up of two o t h e r  procedures ,  Unloadtm ( 4 - 7 )  scans t h e  t r a n s l a t i o n  
memory f o r  e n t r i e s  t h a t  have been referenced and changes t h e  corresponding page 
d e s c r i p t o r  and t h e  t a s k ' s  copy of t he  e n t r y  t o  r e f l e c t  t h e  changes found i n  
t h e  e n t r y ,  It should b e  noted that t h i s  procedure i n  e f f e c t  unloads the  t r ans -  





name de f i n i  t ion 
' TASK addres s  of d e s c r i p t o r  block f o r  c u r r e n t  t a s k  


































p o i n t e r  t o  t h e  list of tasks ready f o r  a c t i v a t i o n  
p o i n t e r  t o  t h e  l i s t  of active t a s k s  
p o i n t e r  t o  t h e  l ist  of t a s k s  w a i t i n g  f o r  a page assignment 
p o i n t e r  t o  t h e  l i s t  of t a s k s  blocked, awa i t ing  completion of  ano the r  t a s k '  
p o i n t e r  t o  t h e  l i s t  of complete t a s k s  
i n t e r r u p t  r e g i s t e r  
r e g i s t e r  t h a t  i n d i c a t e s  t h e  page which has  j u s t  been swapped 
r e g i s t e r  t h a t  i n d i c a t e s  t h e  type o f  swap which j u s t  occured 
r e g i s t e r  t h a t  i n d i c a t e s  t h e  t a s k  t h a t  w a s  j u s t  unblocked 
page t a b l e  d e s c r i p t o r  r e g i s t e r  
t r a n s  l a t  ion  memory b u f f e r  r e g i s t e r  
p o i n t e r  t o  t h e  l i s t  of pages t h a t  muse b e  swapped out  
p o i n t e r  t o  t h e  list of a v a i l a b l e  pages 
count of ava i l abae  pages 
count of pages i n  LSP and LAW 
count of a v a i l a b l e  pages n o t  y e t  a s s igned  t o  working sets 
f l a g  i n d i c a t i n g  a memory access e r r o r  ( i l l e g a l  key) 
f l a g  i n d i c a t i n g  an a t t empt  t o  w r i t e  a read-only page 
l eng th  of t i m e  allowed f o r  one b u r s t  of processing 
working set  parameter ( i n  u n i t s  of t i m e )  
va lue  of p r o t e c t i o n  key which i n d i c a t e s  the page is  o u t s i d e  program 
l i m i t s  1 I 
Table 4-3 Global v a r i a b l e s  
6 4  
procedure ca l l  1 d e s c r i p t i o n  
loadmm(i,j ,SBR) 
s toremm( i ,j , SBR) 
j Table 3- 
i Table 3-1 
I 
j 
l oad tmr ( i  ,TMR) 
s tore tmr  (i ,TMR) 
loadpagedes c r  i p t  o r  ( j  p t r  ) 
s torepagedes c r i p t o r  ( j  , p t r )  
d e t  ach(p 9p  t l ,  p t r )  
queue r e q u e s t  (p) 
Table 3-2 
Table 3-2 
F igure  3-4 (a)  
Figure 3-4 (b) 
Figure 3-5 (a) 
F igure  3-5 (b) 
F igure  3-6 
Figure 3-9 
explana t ion  
load SBR from main memory page i, 
word j 
s t o r e  SBR t o  main memory page i, 
word j 
load TMR from t r a n s l a t i o n  memory 
l o c a t i o n  i 
s t o r e  TMR t o  t r a n s l a t i o n  memory 
l o c a t i o n  i 
load p t r  from t h e  j t h  l o c a t i o n  of 
t h e  page t a b l e  
s t o r e  p t r  t o  t h e  j t h  l o c a t i o n  of 
t h e  page t a b l e  
add t h e  page d e s c r i p t o r  a t  address  
P t o  t h e  page l i s t  p t l  
detach t h e  f i r  t page d e s c r i p t o r  at  
page list p t l ,  p l ace  address  i n  p ,  
con ten t s  i n  p t r  
detach the page d e s c r i p t o r  a t  address;  
P from l is t  p t l ,  leave con ten t s  int 
P t r  ! 
i 
queue page p f o r  swapping E 
i 
I 











l o c a t i o n  of f i e l d  










b u f f e r  name 
t r a n s l a t i o n  memory b u f f e r  
v i r t u a l  address  r e g i s t e r  
main memory address  r e g i s t e r  
page t a b l e  b u f f e r  ( f o r  CPU) 
page t a b l e  b u f f e r  ( f o r  paging channel) 
page l i s t  p o i n t e r  ( f o r  CPU) 
l i s t  of a v a i l a b l e  pages p o i n t e r  
l i s t  of swappable pages r e g i s t e r  
page l i s t  p o i n t e r  ( f o r  paging channel) 
Table 4-5 Summary of r e g i s t e r s  t h a t  are re fe renced  by s u b r e g i s t e r  name 
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procedure c a l l  d e s c r i p t i o n  
~~ 
gettask(T,LIST) procedure 4-1 
! 
I 
pu t t a sk (T  ,LIST) procedure 4-2 
1 ge tnex t t a sk (T  ,LIST) procedure 4-3 
I 
I 
f I detachtask(T ,LIST) procedure 4-4 









! un l  oadtm( TASK) procedure 4-7 
load t m (  TASK) procedure 4-8 
, s t o r e  r e g i s t e r s  (TASK) * 
t r e s t o r e  r e g i s t e r s  * 
exp 1 an a t  i o n  
removes t h e  f i r s t  t a s k  on l i s t  LIST, p l a c e s  
addres s  i n  T 
p l aces  t a s k  T i n t o  l i s t  LIST 
moves l i s t  p o i n t e r  LIST t o  p o i n t  t o  t h e  
n e x t  t a s k  on t h e  c i r c u l a r  L I S T ,  T+f(LIST) 
de t ach ta sk  T from l is t  LIST 
load  r e g i s t e r s  and t r a n s l a t i o n  memory f o r  
t a s k  TASK 
unload and s t o r e  r e g i s t e r s  and t r a n s l a t i o n  
memory f o r  t a s k  TASK 
unload t r a n s l a t i o n  memory f o r  t a s k  TASK 
load t r a n s l a t i o n  memory f o r  t a s k  TASK 
s t o r e  r e g i s t e r s  f o r  t a s k  T 
load r e g i s t e r s  f o r  task T 
%sot defined 
Table 4-6 Other p r i m i t i v e  pyocedures 
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L 
procedure ca l l  
load i n t e r v a l  t i m e r  (INTVAL) 
s t o r e  i n t e r v a l  timer (INTVAL) 
suspend i n t e r v a l  t i m e r  
res t o r e  i n t e r v a l  t i m e r  
cannabal ize  (PAGE ,TASKLIST) 
sea rch  ready l i s t  f o r  t a sk (T)  
i 
whose working set size(WS1ZEi 
is less than (AVPC) and n o t e  1 
(FAILURE) I 
! 
ef i n i t i o n  exp lana t ion  
k ! load i n t e r v a l  t i m e r  w i th  t h e  va lue  of 
i 
IMTVAL 
s t o r e  t h e  con ten t s  of t h e  i n t e r v a l  t i m -  
er i n t o  INTVAL 
suspend t h e  i n t e r v a l  t i m e r  
restart t h e  i n t e r v a l  t i m e r  
TASKLIST i s  searched f o r  t h e  b e s t  can- 
d i d a t e  f o r  swapping, t h i s  page i s  de- 
tached,  i t s  address  placed i n  PAGE, 
and t h e  page is  queued as a v a i l a b l e  of 
f o r  swapping. CAVPA, CAVPV and AVPC 
are ad jus t ed .  
t h e  ready l i s t  is  searched f o r  t h e  high- 
est p r i o r i t y  t a s k  T .  I f  t h e  working 
s i z e  WSIZE is less than  the  a v a i l a b l e  
page count AVPC, then FAILURE@ else 
FAILURE 1 
e r r o r s t o p  (TASK) * ' processes  address  and hardware e r r o r s  
I 
*not de f ined  
--. 
Tab l e  4-6 ( cont h u e d )  
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l a t i o n  memory, wh i l e  a t  t h e  same time reco rd ing  t h e  page u t i l i z a t o n .  Loadtm 
(4-8) loads the  t r a n s l a t i o n  memory with a t a s k * s  copy of t h e  t r a n s l a t i o n  memory. 
The e n t r i e s  f o r  t h e  pages t h a t  are n o t  used are loaded wi th  a key t h a t  w i l l  
generate  an "exceeded bounds" f a u l t  i f  they are addressed.  The procedures 
s t o r e  r e g i s t e r s  and load  r e g i s t e r s  save a t a s k ' s  r e g i s t e r  set and r e s t o r e  t h e  
t a s k ' s  r e g i s t e r s ,  r e s p e c t i v e l y .  These procedures are no t  shown i n  any d e t a i l  
f o r  two reasons:  a l l  r e g i s t e r s  are n o t  def ined and t h e  ope ra t ion  i s  obvious.  
The i n t e r v a l  t i m e r  is not  descr ibed i n  any d e t a i l  b u t  p l ays  an i m -  
p o r t a n t  r o l e  i n  t h e  t a sk  schedul ing implementation. Four procedures are pro- 
vided t o  save and r e s t o r e  i t s  con ten t s  (procedures s t o r e  i n t e r v a l  t i m e r  and 
load i n t e r v a l  t i m e r ,  r e s p e c t i v e l y )  and t o  suspend and reslore i t s  o p e r a t i o n  
(suspend i n t e r v a l  t i m e r  and r e s t o r e  i n t e r v a l  t i m e r ,  r e s p e c t i v e l y )  
Three procedures perform necessa ry  t a s k s  b u t  are b e t t e r  l e f t  vague un- 
t i l  t h e  complete o p e r a t i n g  system i s  def ined.  Procedure cannabolize i s  a 
s p e c i a l  procedure t h a t  is  used t o  select t h e  b e s t  cand ida te  f o r  swapping from 
a t a s k ' s  working set .  It i s  only c a l l e d  when one t a s k ,  o t h e r  t han  t h e  system 
t a s k ,  r e s i d e s  on t h e  running l i s t  and no pages are a v a i l a b l e ,  The choice of 
a b e s t  candidate  i s  n o t  s imple.  Procedure search ready l i s t  f o r  t a s k  sea rches  
the  ready l i s t  f o r  a t a s k  whose working set would f i t  i n t o  t h e  a v a i l a b l e  
space i n  memory. This  r e q u i r e s  knowledge of t h e  p r i o r i t y  a lgo r i thm,  and as 
determinat ion of p r i o r i t y  is a s u b j e c t  i n  i t s e l f  t h e  d e t a i l s  are n o t  given 
he re .  Procedure e r r o r s t o p  is  def ined as t h e  system addressing e r r o r  and hard- 
ware e r r o r  hand le r .  Again, t h i s  is  considered t o  b e  o u t s i d e  t h e  range o f  t h i s  
paper and t h e r e f  o re  d e t a i l s  are n o t  given,  
---. 
A l l  procedures def ined above are c a l l e d  p r i m i t i v e  procedures a Although 
each may perform a complex t a s k ,  t h e  func t ions  of each are self-contained, .  
Their  d e f i n i t i o n  as procedures w i l l  make t h e  complete sys  tern d e s c r i p t i o n  more 
gene ra l  e 
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4 . 3  Memory Management - Task S c h e d d i n g  Algorithm 
The memory management t a s k  schedu l ing  a lgo r i thm c o n s i s t s  of t h r e e  
p a r t s  : 
Address t r a n s l a t i o n  occur s  during t h e  CPU's c o n t r o l  ( f e t  ch-execute) cycle .  
A s  t h e  au tho r  wishes t o  avoid p r e s e n t a t i o n  of i n s t r u c t i o n  formats ,  t h e  d e t a i l s  
of t h e  c o n t r o l  'cycle w i l l  n o t  b e  p re sen ted ,  
t h a t  a t  some, p o s s i b l y  several, p o i n t s  i n  t h e  c o n t r o l  cyc le  i n s t r u c t i o n  o r  
operand f e t c h s  occur. A p o s s i b l e  c o n t r o l  cycle  is  shown i n  F igu re  4-1 t h a t  
h a s  cascading i n d i r e c t  addressing f o r  operand f e t c h / s  t o r e  and an i n s t r u c t i o n  
f e t c h  
addres s  t r a n s l a t i o n ,  i n t e r r u p t  p rocess ing ,  and t h e  system t a s k ,  
It w i l l  b e  s u f f i c i e n t  t o  s ta te  
Each address  t o  t h e  u s e r ' s  v i r t u a l  name space m u s t  b e  t r a n s l a t e d .  
This address  t r a n s l a t i o n  may b e  s u c c e s s f u l ,  may gene ra t e  a p a g e f a u l t ,  o r  may 
gene ra t e  an e r r o r .  F igu re  4-2 p r e s e n t s  t he  flow c h a r t  f o r  t h e  major CPU 
cyc le  (procedure 4 - 9 ) .  The c o n t r o l  c y c l e  appears as a procedure cal?.. I n  t h i s  
procedure it i s  assumed that a r e q u e s t  is made f o r  addres s  t r a n s l a t i o n ,  t o  a 
procedure c a l l e d  vmtranslate Procedure vmtrans l a t e  (4-10) desc r ibed  i n  de- 
t a i l  l a te r ,  performs the f u n c t i o n  of addres s  t r a n s l a t i o n .  
I f  t h e  r eade r  r e f e r s  back t o  F igu re  2-4,  t h e  schedu l ing  implementation 
diagram, h e  can see t h a t  t a s k  schedul ing i s  p r i m a r i l y  i n t e r r u p t  d r iven .  The 
t a s k  is removed from t h e  p rocesso r  under one o f  f i v e  cond i t ions :  ( a )  a f t e r  
an  i n t e r r u p t  from t h e  i n t e r v a l  t i m e r ,  (b)  a f t e r  a page f a u l t ,  ( c )  a f t e r  t a s k  
completion, (d) a f t e r  b lock ing  t o  await completion of another  t a s k ,  o r  ( e )  a f t e r  
exceeding t h e  working s e t  s i z e  wi th  no pages a v a i l a b l e  (working set overflow).  
A l l  except t h e  f i r s t  may b e  considered t o  b e  generated by t h e  t a s k  i t s e l f ,  
b u t  they are i n t e r r u p t s  t o  normal t a s k  execu t ion ,  Any of t h e s e  i n t e r r u p t s  
cause t a s k  r o t a t i o n  o r  t a s k  d e l e t i o n  i n  t h e  running l i s t  and p o s s i b l y  t a s k  
a d d i t i o n  t o  t h e  completed l i s t ,  ready l i s t ,  blocked l i s t ,  o r  page w a i t  l i s t .  
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remove task  t o  await  
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Figure 4-2 Flow cha r t  shuwing t h e  func t ions  
of t he  major CPU cycle 
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Tasks move from page w a i t  t o  t h e  running l i s t  a f t e r  an i n t e r r u p t  from t h e  
paging drum, Tasks l e a v e  t h e  blocked l i s t  and move t o  the  ready l i s t  a f t e r  
an i n t e r r u p t  s i g n a l s  t h a t  b lock  has  been removed, F igu re  4-2 shows t h a t  t h e  
second p a r t  of t h e  major CPU cycle  c o n s i s t s  of t e s t i n g  f o r  and hand l ing  t h e  
va r ious  i n t e r r u p t s  
I n  Figure 2-4 ,  only one t a s k  movement remains,  from t h e  ready l i s t  t o  
t h e  running Ifst. This func t ion  is  performed by t h e  r e s i d e n t  system t a s k .  
The resident:  system t a s k  performs a p o r t i o n  of t h e  memory management t a s k ,  
namely t h e  monitoring and adjustment of t h e  working sets, The re fo re ,  only 
t h e  system t a s k  can recognize when space  e x i s t s  f o r  a c t i v a t i n g  a t a s k  and i t s  
working s e t .  
The remaining p o r t i o n  of s e c t i o n  4 presen t s  t h e  ALGOL procedural  
d e s c r i p t i o n s  of t h e  address  t r a n s l a t i o n  i n t e r r u p t  hand l ing ,  and system t a s k .  
MAJOR CPU CYCLE 
The major CPU cyc le  (procedure 4-9)  h a s  been j u s t  o u t l i n e d .  It  con- 
sists of a program loop,  appa ren t ly  end le s s  (systEm shutdown i s  l e f t  unde- 
f i n e d ) .  The c o n t r o l  cycle  i s  executed and re-executed un le s s  an i n t e r r u p t  
occurs  (INTERRUPTSO). 
cycle  the i n t e r v a l  t i m e r  is  suspended, t h e  i n t e r r u p t  i s  processed,  t h e  i n t e r v a l  
t i m e r  i s  r e s t o r e d ,  and t h e  cycle  con t inues ,  There are t e n  p o s s i b l e  i n t e r r u p t s  
t h a t  can occur  : 
When an i n t e r r u p t  is  recognized by t h e  major CPU 
(a )  i n t e r v a l  t i m e r ,  i n  which c a s e  procedure i n t e r v a l  t i m e r  i n t e r r u p t  
(4 -16)  causes the t a s k  t o  b e  removed from p rocess ing ;  
(b) t a s k  blocked,  i n  which case procedure b lock  ( 4 - 2 0 )  p l a c e s  t h e  
t a s k  on t h e  blocked l i s t ;  
( c )  t a s k  unblocked, i n  which case procedure blocked i n t e r r u p t  (4 -21)  
p laces  the t a s k  on t h e  ready l i s t ;  
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(d) page i n t e r r u p t ,  i n  which case procedure paging drum i n t e r r u p t  
(4-23) determines t h e  a c t i o n  t o  b e  taken wi th  the r e l e a s e d  page; 
( e )  t a s k  completion, i n  which case procedure completed t a s k  (4-25) 
d e a c t i v a t e s  t he  t a s k  t o  the completed t a s k  l i s t ;  
( f )  page w a i t ( l ) ,  i n  which case  procedure d e a c t i v a t e  (4-17) p l a c e s  
t h e  t a s k  on t h e  l i s t  PAGEWAIT; 
(g) working set overflow, in which case procedure d e a c t i v a t e  (4-17) 
p l aces  t h e  t a s k  on t h e  ready l i s t ;  
(h)  page wa i t (2 )  i n  which case procedure suspend (4-26) removes t h e  
t a s k  from t h e  running l i s t ;  
(i) address  f a u l t ,  i n  which case procedure e r r o r s t o p  hand les  t h e  
e r r o r  ; 
(j) drum page f a u l t .  
Several  comments should b e  made a t  t h i s  p o i n t .  I n  t h e  above scheme, i n t e r r u p t s  
a ,  b ,  e, f ,  g,  h ,  and i must occur mutually e x c l u s i v e  of each o t h e r ,  as each 
involves an a c t i o n  with t h e  c u r r e n t  t a s k  (and each changes t h e  c u r r e n t  t a s k  
p o i n t e r ) .  In a l l  o t h e r  cases ,  some o t h e r  uniquely s p e c i f i e d  t a s k  is  involved. 
For t h i s  reason the  fol lowing c l a r i f i c a t i o n s  are made about t h e  c o n t r o l  
cyc le  ope ra t ion  : 
(a)  the p o s t i n g  of i n t e r r u p t  b ,  e ,  f g ,  h ,  o r  i cause t h e  r e s e t t i n g  
of t h e  t i m e r  i n t e r r u p t  ( o f f ) ;  
(b)  t h e  t i m e r  i n t e r r u p t  w i l l  n o t  b e  set  wh i l e  i n t e r r u p t  b ,  e ,  f ,  g ,  
h ,  o r  i are on; 
(c) once any of one of i n t e r r u p t s  b ,  e ,  f ,  g ,  h ,  o r  i are set t h e  
i n s t r u c t i o n  counter  i s  reset s o  t h a t  t h i s  i n s t r u c t i o n  can b e  
re-executed and the rest  of t h e  c o n t r o l  cyc le  i s  by-passed. 
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ADDRESS TRANSLATION 
Each t i m e  t h e  c o n t r o l  cyc le  m u s t  translate an address  from t h e  v i r -  
t u a l  name space  t o  t h e  phys ica l  name space  i t  calls t h e  procedure vmt rans l a t e  
(4-10) wi th  t h e  v i r t u a l  page VP, t h e  page word WORD, t h e  r e a d k i t e  i n d i c a t o r  
RWM, t h e  word t q  be  f i l l e d  s t o r e d  SBR, and the  t a s k  i d e n t i f i e r  TASK as argu- 
ments, The procedure loads  v a r i a b l e  TMR from t h e  VP-th l o c a t i o n  o f  t h e  t r ans -  
l a t i o n  memory. 
I f  t h i s  page i s  active (act(TPIR)=l), then  the page is i n  memory and 
a t t ached  t o  t h e  t a s k ' s  working set. 
w r i t e  p r o t e c t  b i t  are checked t o  see i f  t h i s  i s  a proper  f e t c h / s t o r e ,  I f  
s o ,  t h e  read (RWM=l) o r  w r i t e  (RWM==O) takes p l a c e  and t h e  ' ' r e fe rence  b i t "  
and,  i f  a w r i t e  w a s  performed, t h e  "changed b i t "  f o r  t h e  page are turned on.  
I f  an improper f e t c h / s t o r e  w a s  a t tempted then t h e  access f l a g  AFLAG and/or  
t h e  w r i t e  p r o t e c t  f l a g  W K A G  are set t o  1, and the  address  f a u l t  i n t e r r u p t  i s  
pos ted .  
I n  t h i s  case the  p r o t e c t i o n  key and 
I f  t h e  page w a s  n o t  act ive,  then  t h e  procedure page  f a u l t  (4-11) i s  
c a l l e d .  This procedure h a s  as arguments t h e  v i r t u a l  page VP, phys i ca l  page 
PAGE, t a s k  d e s c r i p t o r  address  TASK, and copy of  the t r a n s l a t i o n  memory l o c a t i o n  
(address  VP) TMR. The f i r s t  t h i n g  t h e  procedure does is t o  assume that t h e  
page i s  n o t  i n  memory: t h e  working set s i z e  f o r  t h e  t a s k  (wssize)  is inc re -  
mented and the va lue  of  t h e  interval  t i m e r  is s t o r e d ,  Then i t  checks the  
page t a b l e  (procedure checkpagetable  (4-12)) t o  see if t h e  page i n d i c a t e d  by 
t h e  t r a n s l a t i o n  memory address  is i n  memory, I f  i t  f i n d s  i t  (SUCCESS=l) t hen  
i t  rep laces  the task on t h e  t a s k ' s  working set l i s t  ( i f  i t  i s  i n  t h e  u s e r ' s  
v i r t u a l  memory) o r  t h e  system t a s k ' s  working set l i s t  ( i f  i t  is  i n  t h e  sys tem's  
v i r t u a l  memory) I) I n  a d d i t i o n ,  i t  decrements t h e  non-assigned page count  
AVPC, t h e  unat tached page count CAVPV and, i f  t h e  page w a s  on t h e  l i s t  of  
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a v a i l a b l e  pages,  the a v a i l a b l e  page count CAVPA. 
I f  t h e  page w a s  no t  found t o  b e  i n  memory then a page must b e  brought 
i n t o  memory (procedure Queue f o r  i n p u t  (4-13)) I However, i f  no pages are 
unat tached (CAVPV=O), t hen  t h e  t a s k  is  d e a c t i v a t e d  t o  t h e  ready l i s t  u n l e s s  
i t  is  the  only t a s k  o t h e r  t han  t h e  system t a sk .  I n  t h e  l a t te r  case, t h e  t a s k  
selects a s u i t a b l e  page f o r  ove r l ay ing  from i t s  own working s e t  (procedure 
cannabol ize  (Table 4 - 6 ) )  and queues the  page f o r  i n p u t  e 
This completes t h e  d e s c r i p t i o n  of procedure p a g e f a u l t ,  It should b e  
noted t h a t  t h e  t h r e e  page counts are e s s e n t i a l  t o  t h e  proper  ope ra t ion  of 
t h e  algori thm. Counter AVPC r e p r e s e n t s  t h e  number of pages t h a t  have n o t  been 
a s s igned  t o  active t a s k s .  
may b e  added t o  t h e  running list. Counter CAVPA r e p r e s e n t s  t h e  number of pages 
t h a t  are c u r r e n t l y  a v a i l a b l e  f o r  immediate ove r l ay  (ice., t h e  l eng th  of t h e  
l i s t  of a v a i l a b l e  pages) e Counter CAWV r e p r e s e n t s  t h e  number of pages i n  memory 
no t  a t t a c h e d  t o  working sets, e i t h e r  on t h e  l i s t  of a v a i l a b l e  pages (LAW) 
o r  on t h e  l i s t  of swappable pages (WP) o r  i n  the  p rocess  of b e i n g  swapped 
o u t .  This  counter  is used t o  determine i f  t h e r e  are a v a i l a b l e  pages t o  
a s s i g n .  E s p e c i a l l y  n o t a b l e  is t h e  f a c t  t h a t  counter  AVPC is  s igned  ( i . e .  
i t  can go n e g a t i v e ) .  This is  due t o  the  f a c t  t h a t  during the f i r s t  T seeonds 
of a t a s k ' s  active p e r i o d  t h e  working set  s i z e  i s  be ing  re-evaluated. 
o l d  working s e t  s i ze  is re se rved  from t h e  AVPC u n t i l  i t  h a s  been re-evaluated.  
Therefore ,  t h e  cond i t ion  could arise when a l l  pages are re se rved  according t o  AVPC 
bu t  n o t  c u r r e n t l y  a s s igned  according t o  LAW. A t a s k  t h a t  wished t o  i n c r e a s e  i t s  
It is used s o l e l y  t o  determine when o t h e r  t a s k s  
However, i t s  
working set s i z e  a t  t h i s  p o i n t  would b e  allowed t o  b u t  would cause A W C  t o  go n e g a t i v e  
Procedure g a g e f a u l t  c a l l e d  two procedures t h a t  have n o t  p rev ious ly  been 
--. 
desc r ibed  : 
(a> procedure checkpagetable ( 4 - 1 2 ) ,  This  procedure checks t o  see .if 
t h e  p h y s i c a l  page t h a t  appeared i n  t h e  addressed t r a n s l a t i o n  memory 
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l o c a t i o n  i s  s t i l l  assigned t o  t h a t p a g e ,  although i t  i s ,  not i n  
its working set  (i.e. has  n o t  been r eas s igned)  e I n  a d d i t i o n  i t  
makes c e r t a i n  t h a t  the page i s  n o t  be ing  swapped out  (puse(PTR)=2) 
and i f  n o t  loads v a r i a b l e  PTLIST w i t h  l i s t  p o i n t e r  of t h e  list 
on which i t  r e s i d e s  ( e i t h e r  t h e  LAVP o r  t he  LSP) 
(b)  procedure queue f o r  i npu t  ( 4 - 1 3 ) .  I f  t h e  LAVP is  n o t  empty 
(CAVPA#O), t h e  f i r s t  e n t r y  of t h e  LAW is queued f o r  i npu t  (queue 
r eques t )  and t h e  suspension i n t e r r u p t  (susp(1NTERRUPT) ) is  
posted.  I f  i t  is empty, t hen  t h e  deactivate-to-the-page-wait- 
l i s t  i n t e r r u p t  is set (deactpw). I n  e i t h e r  case ,  i f  t h e  LSP 
i s  n o t  empty t h e  f i r s t  e n t r y  i s  queued f o r  swap-out. This l as t  
a c t i o n  a s s u r e s  t h a t  a new page w i l l  b e  added t o  t h e  LAVP. 
Procedure queue f o r  input  c a l l e d  procedure remove t r a c e  (4-14) b e f o r e  queueing 
a page f o r  i n p u t .  This procedure removed any p o i n t e r s  t o  t h e  phys ica l  page t h a t  
may have p rev ious ly  e x i s t e d  i n  another  t a s k ' s  t r a n s l a t i o n  memory. I n  add i t ion  
i t  c a l l e d  procedure .load p t r  (4-15) t o  load t h e  page t a b l e  with necessa ry  
information about t h e  page 's  new i d e n t i t y  ( p r o t e c t i o n  key,  w r i t e  p r o t e c t  
b i t ,  r e s i d e n t  b i t ,  t a s k  i d e n t i t y ,  v i r t u a l  page, and drum address)  It should 
b e  noted t h a t  t he  t a s k  i d e n t i t y  is e i t h e r  the u s e r  t a s k  ( i f  P<511) o r  t he  system 
t a s k  ( i f  P>511), A l l  active pages from the  system v i r t u a l  memory are 
a t t a c h e d  t o  t h e  system t a s k ,  allowing t h e s e  pages t o  b e  sha red  by a l l  user 
t a s k s .  
INTERVAL TIMER INTERRUPT 
The i n t e r v a l  t i m e r  is  an automatic  counter  t h a t  i s  decremented by 
a clock c y l e ,  It  i s  only i n  ope ra t ion  during t h e  c o n t r o l  cyc le .  When i t  
reaches zero,  i f  no o t h e r  i n t e r r u p t s  have been posted t h a t  e f f e c t  t h e  c u r r e n t  
t a s k ,  t h e n  t h e  i n t e r v a l  t i m e r  i n t e r r u p t  is posted,  The i n t e r v a l  t i m e r  i n t e r -  
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rup t  is  processed by procedure i n t e r v a l  t i m e r  i n t e r r u p t  (4-16). 
The procedure updates the  active t i m e  count f o r  t h e  t a s k  by t h e  b u r s t  
amount B.  It resets t h e  i n t e r v a l  time f o r  t h e  t a s k  t o  B .  I f  the a c t i v e  
t i m e  f o r  t h e  t a s k  i s  g r e a t e r  t han  o r  equa l  t o  t h e  assigned quantum, t h e  t a s k  
i s  d e a c t i v a t e d  t o  t h e  ready l ist  by procedure d e a c t i v a t e  (4-17), else t h e  n e x t  
t a s k  on t h e  running l i s t  i s  assigned t h e  processor  by procedure c i r c u l a t e  
(4-19). I f  t h i s  marked t h e  end of the  t a s k * s  f i r s t  T ( t h e  working set para-  
meter) seconds,  then t h e  a v a i l a b l e  page count A W C  is a d j u s t e d  t o  r e f l e c t  
t he  t r u e  working set s i z e  (wssize) r a t h e r  than the  a s s igned  working set 
s i z e  (wsold) 
(4-17) removes a t a s k  from t h e  running l ist  t o  
t h e  s p e c i f i e d  t a s k  l i s t .  I f  t h e  t a s k  is non-resident ,  i t  zeroes  t h e  active 
t i m e ,  s t o r e s  t h e  c u r r e n t  working set s i z e  as wsold, releases the t a s k s  pages 
t o  t h e  LAVP o r  LSP (procedure release page ( 4 - 1 8 ) ) $  unloads t h e  t a s k ' s  
s tate v e c t o r ,  and i n i t i a t e s  t h e  nex t  t a s k .  I f  t h e  t a s k  i s  r e s i d e n t ,  i t  
merely unloads the  state vec to r  and i n i t i a t e s  t he  n e x t  t a s k .  The nex t  s t a t e  
is  i n i t i a t e d  by loading i t s  state v e c t o r  a n d  t he  i n t e r v a l  t i m e r  w i t h  t h e  
new t a s k ' s  c u r r e n t  t i m e r  value.  
Procedure c i r c u l a t e  (4-19) is c a l l e d  i n  o r d e r  t o  r o t a t e  t h e  c i r c u l a r  
running list and i n i t i a t e s  p rocess ing  of t he  n e x t  t a s k  on t h e  l i s t .  This  
is  accomplished by unloading t h e  las t  t a s k ' s  s tate v e c t o r ,  r o t a t i n g  t h e  l i s t ,  
loading t h e  new t a s k ' s  s ta te  v e c t o r  and i n t e r v a l  t i m e r .  
BLOCK AND UNBLOCKED INTERRUPT 
9 
A b lock  i n t e r r u p t  i s  handled by t h e  b l o c k  procedure ( 4 - 2 0 ) ,  It con- 
sists of s e t t i n g  t h e  t a s k ' s  i n t e r v a l  t i m e  v a l u e  t o  ze ro  and d e a c t i v a t i n g  t h e  
t a s k  t o  t h e  block l i s t  (procedure d e a c t i v a t e  ( 4 - 1 7 ) ) *  
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An unblock interrupt is ha:odl~& by 5-xa kd-ockcd hterrupt procedure 
(4-21)  Pos t ing  of t h e  unb1ocL intarrapt o ~ l y  % n t @ ~ r u p t r  h e  p rocess ing  t a s k ,  
i t  does n o t  remove ft from p rocess ing ,  Ther&?oa'e, the procedure must f i r s t  
s t o r e  the t a s k ' s  register set  and, r a t  t h e  c a d  sf &% geocedure, r e s t o r e  t h e  
r e g i s t e r  set .  In between i t  re l eaas  the locked-5n pages of t a s k  j u s t  un- 
blocked and p l aces  t h e  t a s k  on the ready l b E G  
A t a s k  t h a t  i s  blocked (procedure block) awekieing completion of another  
t a s k ,  m u s t  have a l r e a d y  locked-j-n the pag~zs t h a t  w2SI b e  r equ i r ed  by t h e  t a s k  
(e .g . ,  f o r  a non-paged I /0,  t h e  block t o  be s to red  o r  loaded m u s t  b e  i n  
memory). Pages are locked-in by t h e  procedure Pockin (4-22)  which removes t h e  
pages from t h e  t a s k ' s  active l is t  and places ehem on t h e  t a s k ' s  locked-in 
l ist  
PAGING DRUN INTERRUPT 
The gaging drum i n t e r r u p t  a l s o  in t ex rup t s  a processing t a s k  temporar- 
i l y .  Therefore ,  t h e  procedure m u s t  s tore 2nd restore t h e  register set .  The 
procedure paging drum i.n.ierrup% ( 4 - 2 3 )  h e n d l , ~  t h e  Jxttcsrrupt 
which t h e  i n t e r r u p t  TJas i s sued  was swapped-in (PTW%\r:-l), then t h e r e  i s  a t a s k  
awaitfng t h e  a r r i v a l  of .eke page, Thie te& it? placed back on t h e  running 
l i s t ,  and the a p p r o p r i a t e  rrxaussl~tion nxmory ~ Q C X ~ ~ O X I  is loaded, Sf the page 
w a 5  swapped-out, then i t  is added t o  the I i s ~  o f  zwsilable pages, A t  t h i s  
p o i n t ,  if t h e  page w a i t  l i s t  I s  no$ empty, then there vas a t a s k  w a i t i n g  f o r  
t h a t  p h y s i c a l  page, I n  this case, the v i r tua l  page ~ h e  t a s k  d e s i r e s  i s  
r e s t o r e d  and queued f o r  inpu;q: (procedu~?& 
If t h e  page f o r  
w i l l  r e f e r e n c e  the page j u s 2  read in, 
changed t o  r e f l e c t  t h e  new ~ ' c a ~ ~ ~  of &,a page, T k  procedure sets the a c t i v e  
b i t  and s t o r e s  t h e  physica.1 page addireaa 21% thcd m t r y G  
7 % ~  ta,.sE~'e rmn@Lat$on memory copy is 
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COMPLETED TASK INTERRUPT 
Procedure completed t a s k  (4 -25)  handles  the completed t a s k  i n t e r r u p t  
by d e a c t i v a t i n g  the  task t o  t h e  completed t a s k  l i s t  (procedure d e a c t i v a t e  
(4 -17 ) )  
DEACTIVATE TO PAGEWAIT AND READY LIST INTERRUPTS 
These i n t e r r u p t s  are posted when a page f a u l t  occurs.  I f  t h e  t a s k  
cannot immediately be assigned a page f o r  swap-in, i t  i s  d e a c t i v a t e d  t o  the 
page w a i t  l i s t  t o  await a page. I f  t h e  t a s k  has  exceeded i t s  working set  
s i z e  and no pages are a v a i l a b l e  (AVPC=O) then t h e  t a s k  i s  d e a c t i v a t e d  t o  t h e  
ready list.  Both i n t e r r u p t s  are handled by procedure d e a c t i v a t e  (4 -17 ) .  
SUSPEND TASK INTERRUPT 
The suspend t a s k  i n t e r r u p t  is  posted when a t a s k  m u s t  a w a i t  t he  
swapping-in of a page. The procedure suspend (4 -26)  handles t h e  i n t e r r u p t  by 
removing t h e  t a s k  from t h e  running l i s t ,  s t o r i n g  i ts  s ta te  v e c t o r ,  and 
i n i t i a t i n g  t h e  next t a s k  on t h e  running l ist .  A s  t h e  page t a b l e  e n t r y  
corresponding t o  t h e  page being swapped i n  con ta ins  t h e  t a s k  d e s c r i p t o r  
addres s ,  t h e  t a s k  d e s c r i p t o r  does n o t  have t o  b e  a t t ached  t o  any l i s t ,  
SYSTEB TASK 
Procedure system t a s k  (4-27)  performs t h e  major p o r t i o n  of t h e  memory 
management, It scans  t h e  page t a b l e  f o r  non-resident pages t h a t  have n o t  
been r e fe renced  i n  t h e  l as t  'c second ( U ~ ~ ~ ( P T R ) ~ T ) .  I f  i t f i n d s  any, i t  
detaches t h e  page from t h e  t a s k l i s t  i t  i s  on, reduces t h e  working set s i z e  of 
- 
t h e  t a s k  t h a t  i t  w a s  a t t a c h e d  t o ,  and releases t h e  page (procedure release 
page ( 4 - 1 3 ) ) -  The procedure then searches the  ready l i s t  f o r  t a s k s  whose 
working set w i l l  f i t .  I f  i t  f i n d s  any, i t  removes them from the  ready l i s t ,  
f i n d s  t h e  f irst  page n s c e s s s r y  f o r  their process is-^$, m d  queues t h i e  page f o r  
i npu t  
The problem of non-paged i n p u t l o u t p u t  w i l l  on ly  be b r i e f l y  b e  con- 
s i d e r e d  $ere. 
involves  t h e  t r a n s f e r  of a block o f  words, the addres ses  of which i n c l u d e  
one or  more page boundaries ,  
p h y s i c a l l y  contiguous the 1/0 channel m u ~ t  e i t h e r  use v i r t u a l  addres ses  
( r e q u i r i n g  t h e  t a s k ' s  t r a n s l a t i o n  t a b l e  t o  access t h e  pages) o r  i t  m u s t  avoid 
t r a n s f e r s  of blocks of information that c ross  page boundaries ,  This l a t te r  
method is  adopted i n  m m y  paging system (a ,g. ,  RCA S p e c t r a  70/46  and 7 0 / 6 1 ) .  
However, the former method is more e l e g a n t  i n  that it fol lows t h e  v i r t u a l  
memory philosophy, 
The problem m a i f e e t s  i t s e l f  when an 1/0 command i s  given t h a t  
A s  t h e  pages would not b e  expected t o  b e  
Without going i n t o  too  much d e t a i l ,  t h i s  may be e f f e c t e d  wi th  an 1/0 
channel t h a t  i t s e l f  Rad a t r a n s l a t i o n  memory and the c a p a b i l i t y  of demand 
paging, O n l y  t he  EFrse page would b e  locked-in core  and as o t h e r s  would b e  
r equ i r ed  they could b e  paged on demand. 
t h a t  t a s k  and begin I/Q f o r  another whi le  the  page w a s  be ing  swapped-in, 
However, i f  t h i s  method was used than  t h e  memory management subsystem would 
have to b e  revised to s a t i s f y  the added coapl icaefons (%.e., t a s k s  blocked 
f o r  I / O  would have active work2n.g sets) ,  
The channel wou2.d suspend 1/0 f o r  
F igu re  4-3  shows the functional r e l a t f o n e h i p e  between t h e  procedures 
lche major procedures a,ppcar an the lef t  while tihe procedures t h a t  perform 
s h p l e  func t ions  appear QB the right. It ahould b e  no ted  t h a t  t h e  r e f e r e n c e s  
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control cycle . . .  vmtranslata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  loadtmr 
loadmm 
addressfault (INTERRUI'T) '1 
s t Oremm 
store tmr 





. check page table . . . . . . . . . . . . . . . . . . . . . .  load page descriptor 
. queue for input . . . . . . . . . . . . . . . . . . . . . .  getpt 
. canuabalize . . (not defined) 
loadptr 
queue request 
store page descriptor 
deactpw( INTERXUPT) +l 
susp (Ih'ERRWT) +l 
.remove trace . . . . . . . . . . . . . . .  loadtmr 
storetmr 
interrupt testing . interval timer interrupt.deactivate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  detachpt 
load interval timer 
. . . . . . . . . . .  get task 
put task 
get next task 
.unload state vector. .store re'gisters 
storetm 
.load state vector. . .load registers 
loadtm 
.release page . . . . . . . . . . . . . . . . . . . . . . . .  putpt 
.circulate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  load interval timer 
. . . . . . . . . . .  get next task 
.unload state vector* 
.load state vector* 
. block . . . . . . . . .  .deactivate* 
. blocked interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  detachpt 





. paging drum interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  load page descriptor 
putpt 




. . . . . . . . .  set tm entry 
.queue for input* 
. completed task . . . . .  deactivate* 
. suspend.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
. deactivate* 
. . load interval timer 
. . . . . . . . . . . . . . . . . . . .  get task 
. unload state vector 
. load state vector 
. errcestop . . . . . . .  (not defined) 
* defined abovc 
Figure 4-3 Functional relationship between procedures 
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form a tree s t r u c t u r e ,  w i th  the only c i r c u l a r i t y  at t h e  top level  ( t h e  l e f t -  
hand s i d e ) ,  
This completes t h e  p r e s e n t a t i o n  of the v i r t u a l  memory system. 
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procedure ge t t a sk  (T,LIST) ; 
integer T,LIST;  
b e g i n  comment remove the first task d e s c r i p t o r  on l ist  LIST and p l a c e  t he  
address i n  T; 
integer TSK; 
T+f (LIST) ; 
number(L1ST)tnumber (LIST) -1; 
- i f  number(LIST)=O then f (LIST)=O 
else 
begin f ( L I S T ) + n e x t t a s k ( T )  ; 
TSK+f (LIST) ; 
p r e v i o u s  task (TSK)-+previous t a s k  (T) ; 
T S K t p r e v i o u s  task (T) ; 
next t a s k ( T S K ) t n e x t  task (T) 
end -
- end get task 
P r o c e d u r e  4-1, gettask 
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procedure p u t t a s k  (T ,LIST) ; 
integer T ,LIST ; 
b e g i n  comment place task  T i n  l i s t  LIST;  
integer TSK 
- i f  f(LIST)=O - then 
begin f ( L I S T p T ;  
next task(T)-+T 5 
previous t a s k ( T ) + T ;  
end 
else -
begin T S K t p r e v i a u s  t a s k ( f ( L 1 S T ) )  ; 
p r e v i o u s  task(f (LIST))+T; 
p r e v i o u s  task (T) +TSK ; 
n e x t t a s k ( T ) + f  (LIST) ; 
nexttask (TSK) +T ; 
end - -9 
number  (LIST) +number (LIST)+l. 
- end pu t t a sk  
P r o c e d u r e  4-2. pu t t a sk  
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procedure getnexttask(T,LIST) ; 
i n t e g e r  T ,LIST ; 
begin comment t h e  c i r c u l a r  l i s t  LIST is  c i r c u l a t e d  one p o s i t i o n  ( t h e  
head becomes the  t a i l )  and t h e  address  of t h e  new t a s k  
d e s c r i p t o r  i s  placed in  T ;  
T+nexttask(f (LIST)) ; 
f (LIST)+T 
Procedure 4-3 .  getnext task  
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procedure d e t a c h t a s k ( T , L I S T )  ; 
integer T ,LIST; 
begin comment task d e s c r i p t o r  T is removed from l i s t  LIST;  
integer TSK; 
TSKtp revious task (T) ; 
next task (TSK) +next task  (T) ; 
T S K t n e x t t a s k ( T )  ; 
previoustask(TSK)+previoustask(T) ; 
number(L1ST)cnumber (LIST) -1 ; 
- i f  f (LIST)=T - then 
begin i f  number(LIST)=O then f ( L I S T F O  -
else f (LIST)+TSK -
end 
end detachtask 
P r o c e d u r e  4 - 4 .  det  achtask 
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procedure load state vector(TASK) 
i n t e g e r  TASK; 
begin comment load all r e g i s t e r s  and t r a n s l a t i o n  memory f o r  t a s k  TASK; 
r e s t o r e  r e g i s t e r s  (TASK) 
loadtm( TASK) 
- end load s ta te  v e c t o r  
Procedure 4-5. load state v e c t o r  
procedure unload s ta te  vector(TASK) ; 
i n t e g e r  TASK 
begin comment unload a l l  r e g i s t e r s  and t h o s e  a l t e r e d  t r a n s l a t i o n  
memory l o c a t i o n s  f o r  t a s k  TASK; 
s t o r e  r e g i s t e r s  (TASK) ; 
s toretm(TASK) 
end unload s ta te  v e c t o r  -
Procedure 4-6. unload state vec to r  
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procedure s t o r e  tm(TASK) 
i n t e g e r  TASK; g l o b a l  TMR,PTR; 
begin comment unload those t r a n s l a t i o n  memory l o c a t i o n s  t h a t  have been 
r e fe renced  t o  t a s k  TASK'S s t o r a g e  area; 
1; 
1 u n t i l  tmcount (TASK) -1 do -- f o r  1-0 
begin loadtmr(1,TMR); 
- i f  ( re f  (TMR)=l) then 
begin loadpagedes c r i p t  o r  (b l k  (TMR) , PTR) ; 
util(PTR)tO; 
- i f  chgd(TMR)=l - then chge(PTR)+l; 
s t o r e  page d e s c r i p t o r  (blk(TMR) ,PTR) ; 
sact (I,TASK)+act(TMR) ; 
s b l k (  I ,TASK)tblk(TMR) 
end- -
end -
end s t o r e  t m  -
Procedure 4-7 s t o r e  t m  
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procedure loadtm(TASK) ; 
i n t e g e r  TASK; g loba l  MTKEY ,TMR; 
begin comment load  t a s k  TASK'S copy of t h e  t r a n s l a t i o n  memory; 
i n t e g e r  I ;  
f o r  1=0 s t e p  1 u n t i l  tmcount(TASK)-1 do - -
beg in  act (TMR)tsact( 1,TASK) ; 
r e f  (TMR)to ; 
chgd(TMR)cO; 
WP (TMR)-+swp(I,TASK) ; 
wkey (TMR) cswkey ( I TASK) ; 
res(TMR)tsres (1,TASK) ; 
blk(TMR)tsblk(I,TASK); 
s t o r e t m r ( 1  ,TMR) 
end -
- f o r  I=tmcount(TASK) s t e p  1 u n t i l  511 - do 
begin wkey (TMR)+MTKEY; 
act (TMR)+l; 
s tore tmr  ( I "MR) 
end -
end loadtm -
Procedure 4-8. loadtm 
begin comment major CPU c y c l e ;  90 
i n t e g e r  TASK,REBDYLIST,R~ILIST,PrPGEWAIT,BLOCKLIST,COI?LPLETELIST,IEaTERRUPT, 
PAGIMT , P T W  ,TASKIPTT,P%R,TMR,LSP ,UVP ,cAhrpV,CBWA,AVPC ,AFLAG, 
SYST 6 T ,HTKEY ; 
5 
MAIN: controlcycle(TASK); if INTERRUPT=O then 80 to  MIM; 
suspend i n t e r v a l  t i m e r ;  
I i f  timer(1NTERRUPT) then 
begin  timer(INTERKUPTk0 ; interval  t i m e r  interrupt(TASK) e; 
- i f  blocked (INTERRUPT) then  
beg in  blocked(  1NTERRWT)tO ; block  (TASK) e; 
- i f  unblocked( INTERRUPT) - t h e n  
beg in  unblocked(INTERRWT)+O ; blocked i n t e r r u p t  (TASK,TASKINT) e; 
- i f  page(1NTERRWT) then 
begin  page( INTERRUPT)+Q i; paging drum i n t e r r u p t  (PTRAN,PAGINT,TASK) 
end - 
- 9  
- i f  complete(1NTERRUPT) then  
beg in  complete(INTERRUPT)+O; completed task(TA5K) e&; 
- i f  deac tpw(1NTETT)  then 
begin  deactpw(1NTERRUPT) 4 ; deactivate(TASK ,PAGEWAIT) - end;
i f  deac t  rl (INTERRUPT) then  
c
beg in  deactrl(1NTERRUPT)Gl; deactivate(TASK,READYLIST) &; 
- i f  susp  (INTERRUPT) %hen 
b e g b  SUS~(IWTERRUPT)+O; suspend(TASK)&; 
- i f  a d d r e s s f a u l t  (ICNTEMUPT) then 
beg in  errorstop(TASK) e&; 
- i f  drumpge(1N'lERRUPT) - then  
begin errorstop(TASK) e; 
r e s t o r e  intervial t i m e r ;  
go to MAIN 
end -
Procedure 4-9 Major CPU Cycle 
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procedure vmt rans l a t e  (VP ,WORD,RWM,SBR,TASK) ; 
i n t e g e r  VP,WORD,SBR,TASK; boolean R W ;  g l o b a l  AFLBG,WFLAG; 
begin  comment v i r t u a l  memory addres s ing  sequence;  
i n t e g e r  TMR; 
loadtmr(VP ,TMR) ; 
- i f  (act(TMR)=l) then  





r e f  (TMR)+l; 
- i f  RWM then loadmm(blk(TMR) ,WORD,SBR) 
else 
begin  storemm(blk(TMR) ,WORD,SBR) ; 
chgd (TMR) +l 
- 9  end 
s tore tmr  (VP TMR) 
else 
AFLAG+(wkey(TMR)~key(TASK) ) ; 
WFLAG+wp(TMR)ArRWM; 
addressfault(INTERRUPT)+l; 
else pagef ault  (VP ,b Pk (TMR) ,TASK ,Tm)  
- end vmtranslate 
Procedure 4-10 vmt rans l a t e  
procedure pagefault(P,PAGE,TASK,TMR); 92 
i n t e g e r  P , PAGE , TASK , TMR ; Rloba l  PTR , TAW, SP ST , CAVPA , CAVPV ,READY L IST , RUNL I ST ; 
beg in  comment 
i n g  set of task TASK. 
Th i s  procedure is c a l l e d  when v i r t u a l  page P is not found in t h e  work- 
In t h i s  case, the procedure  checks t o  see i f  the  page 
PAGE r e s i d e s  in  main memory from an earlier r eques t  and,  if so,  a t t a c h e s  i t  
t o  t h e  working set and sets FLAG t o  1. 
and the task i s  made t o  w a i t  while t h e  page is  swapped in; 
i n t e g e r  SUCCESS ,PTLIST ; 
wssize(TASK)twssize(TASK)+l; s t o r e  i n t e r v a l  t i m e r ( i n t e r v a 1  value(TASK)); 
- i f  PAGEfO t h e n  checkpagetable(PAGE ,P ,TASK,PTLIST,SUCCESS) ; 
i f  SUCCESS=l then  
Otherwise, a page request is made 
-
begin  SUCCESS4; detachpt(PAGE,PTLIST,PTR); AVPCAVPC-1; 
- i f  PTLIST-LAVP then  CAVPAtCAVPA-1; CAVPVtCAVPV-1; 
- i f  P>511 then p u t p t  (PAGE , taskl is t (SYST) ,PTR) ; 
else putpt(PAGE,tasklist(TASK),PTR); 




beg in  i f  CAVPV=O then 
begin  i f  number (RUNLIST) <2 t hen  - -  
begin  cannabol ize  (PAGE , taskl is  t (TASK) ) ; 
wssize(TASK)twssize (TASK) -1 
else deactrl(INTERRUPT)+l 
- i f  INTERRUPTZO then  
beg in  queue f o r  inpu t  (TASK,P) ; 
CAVPV-+CAVPV-l; AVPctAVPC-1 
end page f a u l t  -
Procedure 4-11 page fau l t  
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procedure checkpagetable (B ,VP ,T ,PTLIST , S )  ; 
i n t e g e r  B ,VP ,T ,PTLIST , S ;  g l o b a l  PTR; 
begin comment i f  page t a b l e  l o c a t i o n  B corresponds t o  v i r t u a l  page VP 
of t a s k  T and i t  is  n o t  be ing  swapped o u t ,  t hen  the  l i s t  
head of t h e  l i s t  i t  is on is  s t o r e d  i n  PTLIST, and S is  
set t o  1, else S is  set t o  0 ;  
l oadpagedesc r ip to r  (B ,PTR) ; 
- i f  (VW511)A (puse(PTR)#2) then  
begin if (VP=vp(PTR))A(T=tid(PTR)) then S?l 
else S t o  
end -
else i f  (VP=vp(PTR) - then S+l - -  
else S t o ;  
- i f  S= l  t hen  




Procedure 4-12 checkpagetable 
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procedure queue f o r  inpup: (TASK,P) ; 
i n t e g e r  
b e g i n  comment 
P TASK; g l o b a l  CAYPA ,UYP ,PTR,LSP SYST ; 
this procedure queues page P o f  task TASK f o r  i n p u t  from the 
drum and w r i t e s  a page t o  drum i f  one i s  available;  
- i f  p s 5 i i  then TSKGYST else TSK+TASK; 
i f  CAVPAfO t h e n  --
b e g i n  getpt(PAGE,LAVP,PTR) ; CAWA6AVPA-1;  
removetrace(vp(PTR) tid(PTR,TASK)) ; 
l o a d  p t r  (0 $0 ,swkey (P ,TASK), swp (P ,TASK) ,O ,sres (P ,TASK) 
0 TSK P sdp  (P TASK) 0) ; 
s t o r e  page descriptor(PAGE,PTR); 
queue request(PAGE) ; 




b e g i n  deactpw(1NTEEPT) 9-1 ; 
d e s i r e d  v i r t u a l  page (TASK)-+P 
end e -9 
if f p  (LSP)$Othen 
begin  getpt (PAGE,LSP,PTR) ; row(;PTR)+l; 
s t o r e  page d e s c r i p t o r  (PAGE ,PTR) ; queue reques t  (PAGE) 
end -
end queue for i n p u t  - 
Procedure 4-13 queue f o r  i n p u t  
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procedure remove trace(P,TSK,TASK) ; 
i n t e g e r  P,TSK,TASK; g l o b a l  TMR; 
begin  comment remove any p o i n t e r s  t o  p h y s i c a l  page P from task TSK 
so  t h a t  t a s k  TASK may make use  of i t;  
i f  TSKzTASK then  - __. 
beg in  loadtmr(P ,TMR) ; 
blk(TMR)tO; 
s t o r e  t m r  (P ;;TMR) 
end e 
s b l k ( P  ,TSK)+O 
- 9  
Procedure 4-14 remove trace 
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p-ocedure load  p tr (PUSE ,LB ,LF ,WKEY ,WP ,CHGE RES 
integer PUSE ,LB ,LF , WKEY WP CHGE ,RES 
TJTIL TID,VP ,DP ,ROW) ; 
TJTIL,TID,VP,DP,ROW; g l o b a l  PTR; 
begin comment t h i s  p r o c e d u r e  loads the page table  b u f f e r  register PTR; 
puse(PTR)+PUSE; 
l b  (PTR)+-LB ; 
I f  (PTR)+LF; 
wkey (PTR)+WKEY ; 
wp (PTR)+WP ; 
chge(PTR)+CHGE 5 
res (PTR)+RES; 
u t  i l (PTR)+UTIL;  
t i d (PTR)+TID;  
vp(PTR)+VP ; 
dp (PTR)+DP ; 
r o w  (PTR)+-ROW 
- end l o a d p t r  
Procedure 4-15 load  p t r  
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procedure i n t e r v a l  timer i n t e r r u p t  (TASK) 
i n t e g e r  TASK; g l o b a l  ~,READYLIST,T,AVPC; 
beg in  eomment procedure t o  handle  i n t e r v a l  t i m e r  i n t e r r u p t s :  test 
f o r  quantum overflow 
n i n g  l i s t ;  
i n t e g e r  TACTIVE ; 
TACTIVE+activetime(TASK)+@; 
activetime(TASK)tTACTIVE; 
and access n e x t  task on t h e  run.- 
n terval va lue  (TASK) + ; 
- if TACTIVEzq uan t um (TASK) t h e n  d e a c t i v a t e  (TASK READYL I S T) 
else 
begin if (TACTIVE <+g)A(TACTIVE>T) then 
AVPCtAVPCSwsold(TASK) -wssize(TASK) ; 
circulate(TASK) 
end -
- end i n t e r v a l  t i m e r  i n t e r r u p t  
Procedure 4-16 i n t e r v a l  t i m e r  i n t e r r u p t  
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procedure deactivate (TASK L IST) ; 
integer TASK,LIST; global RUNLIST; 
begin comment this procedure removes task TASK from list RUNLIST and places it 
on list LIST; 
integer TASKLIST ,NEXTPAGE ,I,PTR,TACTIVE; 
TACTIVE+activetime(TASK); activetime(TASK)tO; 
TASKLISTttasklist (TASK) ; 
- if resident(TASK)=O then 
begin if (TACTIVE>T)J\(wsold(TASK)<wssize(TASK))then wsold(TASK)twssize - - - 
(TASK) ; 
wssize (TASK)cO ; NEXTPAGEtfp (TASKLIST) ; 
for 14NEXTPAGE until NEXTPAGE=O do - -
begin detach pt(I,TASKLIST,PTR) ; 
releas e page (I PTR) ; 
NEXTPAGE41 f (PTR) e; 
gettask(TASK,RUMLIST); 
puttask(TASK,LIST) ; 
unload state vector(TASK); 
TASKtf(RUNL1ST) 
else 
begin unload state vector(TASK) ; 
get next task(TASK,RUNLIST) 
-9 end 
tasklist (TASK)+TASKLIST ; 
load state vector(TASK); load interval timer(interva1 value(TASK)) 
- end deactivate 
Procedure 4-17 deactivate 
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procedure release page (I ,PTR) ; 
i n t e g e r  1,PTR; g l o b a l  L S P , L A ~ , C A V P A , C ~ ~ A V P C ~  
begin comment t h i s  procedure releases page I ( @ con ten t s  of which are i n  PTR) 
t o  e i t h e r  t h e  l i s t  of a v a i l a b l e  pages o r  t h e  l i s t  o f  
swappable pages ; 
- if chge(PTR)=l then  putpt( i ,LSP) 
else 
beg in  putpt(i,LAVP); 
CAW A+CAVP A S 1  
- 9  end 
CAWV+CpLVPV+l; 
AVPC+AVP C + l  
- end release page 
Procedure 4-18 release page 
10 0 
grocedure circulate(TASK); 
i n t e g e r  TASK; g l o b a l  RUNLIST; 
begin comment i n i t i a l i z e  processing of t h e  nex t  t a s k  in t h e  running 
l i s t  ; 
unload state vector(TASK); 
g e t  next  task(TASK,RUNLIST) ; 
load state v e c t o r  (TASK) ; 
load i n t e r v a l  timer ( i n t e r v a l  value(TASK) ) 
end c i r c u l a t e  -
Procedure 4-19 c i r c u l a t e  
10 1 
procedure block (TASK); comment t a s k  must l o c k  pages i n  memory b e f o r e  b lock ing ;  
i n t e g e r  TASK; g l o b a l  BLOCKLIST; 
begin  comment t h i s  procedure p l a c e s  t a s k  TASK on the blocked l i s t ;  
in te rva l  value(TASK)+O ; 
d e a c t i v a t e  (TASK BLO CKLI ST) 
end b lock-  -
Procedure 4-20 blocked 
procedure blocked interrupt(TASK,TASKINT); 
i n t e g e r  TASK; 
begin  comment t h i s  procedure i n t e r r u p t s  task TASK t o  release task TASKINT from 
t h e  blocked l i s t  t o  the ready l i s t ;  
i n t e g e r  PTLIST,I,STORE; 
s t o r e  r e g i s t e r s  (TASK) ; STOREtTASK; TASKtTASKINT, 
PTLIST-+locked i n  list(TASK) ; 
MEXTPAGEtfp (PTLIST) ; 
- f o r  ItNEXTPAGE u n t i l  NEXTPAGE=O - do 





puttask(TASK,READYLIST) ; TASK+STORE ;. 
res t o r e  r e g i s t e r s  (TASK) 
- end blocked i n t e r r u p t  
Procedure 4-21 blocked i n t e r r u p t  
10 2 
procedure lockin(PAGE,TASK); 
integer PAGESTASK; global TASKLIST; 
begin comment add page descriptor PAGE to the list of locked-in 
pages for task TASK; 
TASKLISTttasklist (TASK) ; 
detachpt (PAGE,TASKLIST ,PTR) ; 
tasklis t (TASK)+TASKLIST; 
TASKLIST+lockedin list (TASK) ; 
p ut p t (PAGE TAS KL I ST, PTR) ; 
lockedin list (TASK)+-TASKLIST 
end 
Procedure 4-22 lockin 
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procedure paging drum interrupt(PTRAM,PAGE,TlbSK); 
i n t e g e r  PTRAN,PAGE,TASK; g l o b a l  PAGEbdBIT,RUNLIST,LAVP,CAVPA; 
comment 
sets PTRAN, i n d i c a t e s  t h e  page t r a n s f e r r e d  as PAGE, and i n t e r r u p t s  t a s k  TASK, 
begin when t h e  paging drum s i g n a l s  completion o f  a s e c t o r  r e v o l u t i o n  i t  
This  procedure then i s s u e s  t h e  next  page r e q u e s t  and reactivates t h e  w a i t i n g  
t a s k  ; 
i n t e g e r  PTR,TSK,VP; 
s t o r e  r e g i s t e r s  (TASK) ; 
i f  PTRAN=l then 
begin 
-
l o a d  page descriptor(PAGE,PTR) ; settmentry(PAGE ,PTR) ; 
putp t (PAGE t a s k l i s  t ( t i d (  PTR) ) sPTR) ; 
p u t  t a s k  ( t i d  (PTR) RUNLIST) 
end ; 
- i f  PTRAN=2 then 
-
beg in  p u t p t  (PAGE,LAVP,PTR) ; 
CAVPAtCAVPA4-1; 
c i f  f (PAGEWA1T)SO then 
begin gettask(TSK,PAGEMAIT); 
VPtdesired v i r t u a l  page (TSK) ; 
queue f o r  i npu t  (TSK,VP) 
end 
c_ 
end * -3 
r e s t o r e  r e g i s t e r s  (TASK) 
- end paging drum i n t e r r u p t  
Procedure 4-23  paging drum i n t e r r u p t  
10 4 
procedure  set t m  e n t r y  (PAGE ,PTR) ; 
i n  t ege r PAGE , PTR ; 
begin  comment load  t h e  t r a n s l a t i o n  memory l o c a t i o n  t h a t  w i l l  address  
the page PAGE; 
i n t e g e r  VP TSK; 




end set t m  e n t r y  -
Procedure 4-24 set t m  e n t r y  
10 5 
procedure completed task(TASK) ; 
i n t e g e r  TASK; g l o b a l  COMPLETELIST ; 
begin  comment t h i s  procedure p l aces  t a s k  TASK i n  t h e  completed t a s k  l i s t ;  
d e a c t i v a t e  (TASK, COMPLETEL I ST) 
- end completed t a s k  
Procedure 4-25 completed t a s k  
10 6 
procedure suspend(TASK) ; 
i n t e g e r  TASK; global: RUNLIST; 
begin comment suspend t a s k  TASK by removing i t  from t h e  running l i s t  
and i n i t i a t e  t h e  next  t a s k  on t h e  running l ist ;  
gettask(TASK,RUNLIST); 
u n l o a d s t a t e  vector(TASK); 
TASK+f(RUNLIST); 
l oad  s ta te  v e c t o r  (TASK) ; 
load i n t e r v a l  t i m e r  ( i n t e r v a l  va lue  (TASK) ) 
- end suspend 
Procedure 4-26 suspend 
begin comment 
i n t e g e r  _ _  I ,PTR, INTVAL ,WSIZE ,FAILURE ,VP TSK; 
g l o b a l  TASK,T,AVPC,READYLIST; 
- f o r  I 4  s t e p  1 u n t i l  63  &I- 
a p o r t i o n  of t h e  r e s i d e n t  system program (always i n  t h e  RUNLIST); 
beg in  l o a d  page descr iptor(1,PTR) ; 
- i f  (use(PTR)=O) (blkd ( t i d  (PTR) )SO) then 
begin u t i l ( P T R ) t u t i l (  PTR)+interval v a l u e  (TASK) ; 
- i f  (util(PTR)L-r)A (res (PTR)#l) t hen  
beg in w s  s i z  e (t i d  (PTR) ) w s  si z  e ( t i d  (PTR) ) -1 ; 
detachpt  (I t a s k l i s  t ( t i d  (PTR) ) PTR) ; 
re leasepage  (I ,PTR) 
end * 
s t o r e  page d e s c r i p t o r ( 1  ,PTR) 
- 9  
end -
end 
LOOP : WSIZECO ; FAILURE4 ; 
-
f o r  AVPCtAVPC-WSIZE whi l e  FAILUREIO - do 
begin  sea rch  ready  list f o r  task(TSK) whose working set  size(WS1ZE) 
-
i s  less than(AVPC) and note(FA1LURE) ; 
i f  FAILURE=O then  -
begin V P t f i r s t  request(TSK) ; detachtask(TSK,READYLIST) ; 
queue f o r  i npu t  (TSK,VP) 
- i f  number (RUNLIST)=l - t hen  E - -  t o  LOOP 
- end sys temtask  
Procedure 4-27 system t a s k  
10 8 
5. DISCUSSION 
The a i m  of t h i s  paper i s  t o  p r e s e n t  a d e t a i l e d  algori thm of a memory 
management systemp t h e  major components of which could b e  microprogrammed. 
This  g o a l  seems reasonable  i n  t h a t  t h e  b u l k  of t h e  procedures desc r ibed  handle  
addressing and i n t e r r u p t s .  Only t h e  system t a s k  would n e c e s s a r i l y  b e  i n  
sof tware and t h a t  could b e  one s p e c i a l  i n s t r u c t i o n  t h a t  would i n i t i a t e  t h e  
appropr i a t e  micro sub rou t ine .  
However, t h e  au tho r  would sugges t  t h a t  t h e  a lgo r i thm f i r s t  b e  simu- 
l a t e d  i n  i ts  p r e s e n t  form t o  check f o r  l o g i c a l  f laws and t o  attempt t o  d i s -  
cover t h e  performance of t he  memory management subsystem under random con- 
d i t i o n s .  This s imula t ion  may demonstrate a need t o  modify t h e  algori thm. 
Once t h e  a lgo r i thm has been s imulated i n  t h i s  manner, microprogramming 
by CDL and s i m u l a t i o n  by t h e  CDL s imula to r  w i l l  al low t h e  system overhead t o  , 
b e  ca l cu la t ed .  A t  t h i s  p o i n t  eva lua t ion  o f  t h e  system could b e  undertaken. 
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